CN117234052A - Data verification method, consumable chip, consumable, image forming device and system - Google Patents

Data verification method, consumable chip, consumable, image forming device and system Download PDF

Info

Publication number
CN117234052A
CN117234052A CN202311170580.4A CN202311170580A CN117234052A CN 117234052 A CN117234052 A CN 117234052A CN 202311170580 A CN202311170580 A CN 202311170580A CN 117234052 A CN117234052 A CN 117234052A
Authority
CN
China
Prior art keywords
data
intermediate data
verification information
image forming
consumable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311170580.4A
Other languages
Chinese (zh)
Inventor
李海雄
宁丹
张�浩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Pantum Electronics Co Ltd
Original Assignee
Zhuhai Pantum Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Pantum Electronics Co Ltd filed Critical Zhuhai Pantum Electronics Co Ltd
Priority to CN202311170580.4A priority Critical patent/CN117234052A/en
Publication of CN117234052A publication Critical patent/CN117234052A/en
Pending legal-status Critical Current

Links

Landscapes

  • Accessory Devices And Overall Control Thereof (AREA)

Abstract

The embodiment of the application provides a data verification method, a consumable chip, a consumable, an image forming device and a system, wherein the method comprises the following steps: receiving a verification request sent by the image forming device; and transmitting original data and target verification information to the image forming device based on the verification request, wherein the target verification information is used for verifying the original data. In the embodiment of the application, the consumable chip can generate shorter target verification information, and the image forming device verifies the original data based on the shorter target verification information. Because the data length of the target verification information is shorter, when the target verification information is transmitted between the image forming device and the consumable chip, the communication time between the image forming device and the consumable chip can be shortened, so that the time required for the image forming device to enter a ready state after the verification of the original data is completed is shortened, the time required for a user to wait for the output of a print job is shortened, and the user experience is improved.

Description

Data verification method, consumable chip, consumable, image forming device and system
Technical Field
The application relates to the technical field of image formation, in particular to a data verification method, a consumable chip, a consumable, an image forming device and a system.
Background
With the development of printing image forming technology, image forming apparatuses such as printers, copiers, facsimile machines, word processors, and the like have been widely used. For ease of use, the image forming apparatus is generally provided with consumable supplies that are convenient for a user to replace. For example, consumable cartridges (e.g., ink cartridges, powder cartridges, cartridge, etc.) for containing recording materials (e.g., ink, carbon powder, etc.). When the recording material in the consumable cartridge is consumed, the user only needs to replace the consumable cartridge, and the image forming apparatus can be used continuously. The image forming system includes an image forming apparatus and a consumable.
In order to facilitate the management of consumables, consumable chips are generally disposed on the consumables. In the consumable chip, information related to the image forming system, referred to as raw data, is stored, and may include imaging control related parameters and consumable related parameters. In order to ensure the safety of the original data stored in the consumable chip, the original data is usually checked by using check information calculated by common algorithms such as sha-512 and the like. However, the inventor has found through research that in the above verification method, the data length of the verification information is long, and the original communication efficiency between the image forming apparatus and the consumable chip is relatively low, so that the time required for the image forming apparatus to enter a ready state after receiving the verification information and completing verification of the original data is relatively long, and thus the time required for the user to wait for the output of the print job is relatively long, which affects the user experience, wherein when the image forming apparatus enters the ready state, the image forming apparatus can immediately perform the image forming operation after receiving the data to be printed.
It should be noted that the information disclosed in the background section of the present application is only for enhancement of understanding of the general background of the present application and should not be taken as an admission or any form of suggestion that this information forms the prior art that is well known to a person skilled in the art.
Disclosure of Invention
In view of the above, the present application provides a data verification method, a consumable chip, a consumable, an image forming apparatus, and a system, so as to solve the problem that in the prior art, in the process of verifying the consumable chip, because the data length of verification information is longer, the communication efficiency between the image forming apparatus and the consumable chip is lower, and the time required for transmitting the verification information is longer, so that the time required for the image forming apparatus to enter a ready state is longer, and the time required for a user to wait for outputting a print job is longer, thereby affecting the user experience.
In a first aspect, an embodiment of the present application provides a data verification method applied to a consumable chip, where the consumable chip is mounted on a consumable, and the consumable is detachably mounted on an image forming apparatus, the method includes:
receiving a verification request sent by the image forming device;
Transmitting original data and target verification information to the image forming device based on the verification request, wherein at least part of data in the target verification information is used for verifying the original data;
before the transmitting the target verification information to the image forming apparatus based on the verification request, the method further includes:
transmitting a first calculation factor to the image forming apparatus based on the verification request;
receiving first intermediate data generated based on the first calculation factor and transmitted by the image forming device;
generating the target verification information based on the first intermediate data and the first verification information; the first verification information is generated based on the original data according to a preset first algorithm, and the data length of the target verification information is shorter than that of the first verification information.
In a second aspect, an embodiment of the present application provides a data verification method applied to an image forming apparatus, on which a consumable part is mounted, and on which a consumable part chip is detachably mounted, the method including:
sending a verification request to the consumable chip;
receiving original data, target verification information and a first calculation factor which are sent by the consumable chip;
Generating first intermediate data based on the first calculation factor, and sending the first intermediate data to the consumable chip;
generating second check information according to a preset first algorithm based on the original data;
selecting partial data from the second check information based on the first intermediate data;
generating reference check information based on the selected partial data;
comparing the target verification information with the reference verification information, if the target verification information and the reference verification information are consistent, determining that the original data pass the verification, and if the target verification information and the reference verification information are inconsistent, determining that the original data do not pass the verification.
In a third aspect, an embodiment of the present application provides a consumable chip mounted on a consumable detachably mounted on an image forming apparatus, the consumable chip including:
a first controller for:
receiving a verification request sent by the image forming device;
transmitting original data and target verification information to the image forming device based on the verification request, wherein at least part of data in the target verification information is used for verifying the original data;
the first controller is further configured to:
Feeding back a first calculation factor based on the verification request;
transmitting a first calculation factor to the image forming apparatus based on the verification request;
receiving first intermediate data generated based on the first calculation factor and transmitted by the image forming device;
generating the target verification information based on the first intermediate data and the first verification information; the first verification information is generated based on the original data according to a preset first algorithm, and the data length of the target verification information is shorter than that of the first verification information.
In a fourth aspect, an embodiment of the present application provides a consumable, comprising:
a housing;
a developer accommodating portion located in the housing for accommodating a developer; and
the consumable chip of any one of the third aspects.
In a fifth aspect, embodiments of the present application provide a consumable, the consumable further comprising:
a photosensitive drum;
a charging roller for charging the photosensitive drum; and
the consumable chip of any one of the third aspects.
In a sixth aspect, an embodiment of the present application provides an image forming apparatus including:
a second controller configured to perform the method of any of the second aspects.
In a seventh aspect, an embodiment of the present application provides an image forming system including:
the consumable of any one of the fourth and fifth aspects;
an image forming apparatus according to a sixth aspect;
wherein the image forming device is in communication connection with the consumable chip.
In the embodiment of the application, the consumable chip can generate shorter target verification information, and the image forming device verifies the original data based on the shorter target verification information. Because the data length of the target verification information is shorter, when the target verification information is transmitted between the image forming device and the consumable chip, the communication time between the image forming device and the consumable chip can be shortened, so that the time required for the image forming device to enter a ready state is shortened, the time required for a user to wait for the output of a print job is shortened, and the user experience is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a block diagram of an image forming system according to an embodiment of the present application;
fig. 2 is a schematic structural view of an image forming apparatus according to an embodiment of the present application;
FIG. 3 is a schematic flow chart of a data verification method according to an embodiment of the present application;
FIG. 4 is a flowchart illustrating another data verification method according to an embodiment of the present application;
FIG. 5 is a flowchart illustrating another data verification method according to an embodiment of the present application;
FIG. 6 is a flowchart illustrating another data verification method according to an embodiment of the present application;
FIG. 7 is a flowchart illustrating another data verification method according to an embodiment of the present application;
FIG. 8 is a block diagram of a consumable chip according to an embodiment of the present application;
FIG. 9 is a schematic diagram of a consumable part according to an embodiment of the present application;
FIG. 10 is a schematic diagram of another consumable part according to an embodiment of the present application;
FIG. 11 is a schematic diagram of another consumable part according to an embodiment of the present application;
FIG. 12 is a schematic diagram of another consumable part according to an embodiment of the present application;
fig. 13 is a block diagram of an image forming apparatus according to an embodiment of the present application.
Detailed Description
For a better understanding of the technical solution of the present application, the following detailed description of the embodiments of the present application refers to the accompanying drawings.
It should be understood that the described embodiments are merely some, but not all, embodiments of the application. All other embodiments, which can be made by those skilled in the art based on the embodiments of the application without making any inventive effort, are intended to be within the scope of the application.
The terminology used in the embodiments of the application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.
It should be understood that the term "and/or" as used herein is merely one way of describing an association of associated objects, meaning that there may be three relationships, e.g., a and/or b, which may represent: the first and second cases exist separately, and the first and second cases exist separately. In addition, the character "/" herein generally indicates that the front and rear associated objects are an "or" relationship.
Referring to fig. 1, a block diagram of an image forming system according to an embodiment of the present application is provided. As shown in fig. 1, the image forming system includes an image forming apparatus and a consumable. Wherein the image forming apparatus is a part of an image forming system that performs an image forming operation, and the consumable is a replaceable accessory in the image forming system. For example, when the image forming apparatus is an inkjet printer, a laser printer, a 3D printer, a label printer, a needle printer, the consumable material is an ink cartridge, a toner cartridge, a ribbon cartridge, or the like, respectively.
One way this can be achieved is: the consumptive material is split type structure, including mutual dismouting drum box and developing box, wherein, drum box includes sensitization drum and charging roller, and developing box includes developer accommodation portion, developing roller and developer conveying element. Another way that can be achieved is: consumable is an integral structure, for example: the consumable material includes a developer accommodating portion, a developing roller, a developer conveying member, a photosensitive drum, a charging roller, and the like.
Further, the consumable may include only the housing and the developer accommodating portion. The consumable material may be the developing cartridge or the drum cartridge. Wherein the aforementioned developer accommodating portion is for accommodating a developer such as toner, and the developer conveying member is a member for stirring and/or conveying the toner such as a toner conveying roller, a toner conveying screw, or the like. Of course, the developer cartridge may include only the developer accommodating portion, and is not limited thereto. Further, the developer cartridge may include only the developer accommodating portion and the developer conveying member, and is not limited thereto.
It should be noted that, the consumable material mentioned in the embodiment of the present application may also be other components, parts, units (such as a paper box, etc.) that are easy to damage and need to be replaced in the image forming apparatus, which also belongs to the technical scheme corresponding to the consumable material protected by the present application.
In order to facilitate the management of consumables, a consumable chip is generally disposed on the consumable, and the consumable chip is an electronic device with a storage function. When the consumable is mounted on the image forming apparatus, the consumable chip is communicatively connected to the image forming apparatus. The communication connection may be by way of a contact, antenna, or coil, as embodiments of the application are not limited in this regard. It should be noted that the consumable chip stores information including raw data, which is information related to the image forming system, for example, the raw data may include at least one of the following types: 1) Imaging control related parameters, such as: the printing engine control parameter information, specifically a high-pressure control parameter, a fixing temperature parameter, a paper feeding speed control parameter and the like, and when the image forming device is a color printer, color calibration parameter information or a calibrated pattern is also included; 2) Consumable-related parameters, such as: calculating various scale factors of the carbon powder consumption; or the basic attribute information of the consumable, wherein the basic attribute information of the consumable can be the information of the type of the consumable, the serial number of the consumable, the capacity life of the consumable and the like. It should be noted that, those skilled in the art may also design the consumable chip to store other types of raw data according to actual needs, which is not limited in the embodiment of the present application.
Further, the image forming apparatus includes an image forming control section for controlling the entire image forming apparatus, and an image forming section for forming an image on the conveyed sheet under the control of the image forming control section based on the image data.
The image forming control section may be a System on Chip (SoC), which is a micro System composed of a plurality of System components, configured to control an imaging processing operation of the image forming apparatus, for example, to perform processing such as linear correction, noise reduction, dead pixel removal, detail enhancement, etc. on the image data, thereby improving the quality of the image output. The image forming control section is also used for performing processing operations related to data transmission and reception, command transmission and reception, engine control of printing an image, such as transmitting and receiving data, engine control commands, status, etc. through an interface unit (including but not limited to a USB port, a wired network port, a wireless network port, or other interfaces, etc.).
Referring to fig. 2, a schematic structural diagram of an image forming apparatus according to an embodiment of the present application is provided. As shown in fig. 2, the image forming section of the image forming apparatus may include: the paper to be printed moves in the paper feeding direction, sequentially passes through the powder feeding operation of the developer conveying element 13 and the developing operation of the developing part 12, reaches a clamping area between the photosensitive part 14 and the transfer part 15 for transfer after the developing operation of the developing part 12, and then passes through the fixing assembly 5 for fixing to complete the image forming operation, wherein the developer accommodating part 11 is used for accommodating developer, and the developer can be toner, carbon powder and other materials; the developing member 12 includes: a developing roller, etc.; the developer conveying member 13 includes: a powder feeding roller, etc.; the photosensitive member 14 includes: a photosensitive drum (OPC, organic Photo Conductor), a charging roller for charging the photosensitive drum, and the like.
In general, the image forming apparatus is detachably mounted with at least one consumable, and the image forming apparatus shown in fig. 2 is exemplified by the image forming apparatus which is detachably mounted with 4 consumables (consumable 1, consumable 2, consumable 3, and consumable 4, respectively, consumable 4 shown in fig. 2 are used to supply the image forming apparatus with the developer of four colors of black K, cyan C, magenta M, yellow Y, respectively), although in other embodiments, the number of consumables mounted with the image forming apparatus may be increased or decreased, for example, 5 or 6 or even more or less, and the like, which is not limited in the present application.
In the prior art, in order to ensure the security of the original data stored in the consumable chip, the original data is usually checked by using check information calculated by common algorithms such as sha-512. However, the inventor has found through researches that in the above verification method, the data length of the verification information is longer, the original communication efficiency between the image forming apparatus and the consumable chip is lower, and the time required for transmitting the verification information is longer, so that the time for the image forming apparatus to enter the ready state is longer, and the time required for the user to wait for the output of the print job is longer, thereby affecting the user experience.
In view of the above problems, an embodiment of the present application provides a data verification method, in which a consumable chip may generate shorter target verification information, and an image forming apparatus verifies original data based on the shorter target verification information. Because the data length of the target verification information is shorter, when the target verification information is transmitted between the image forming device and the consumable chip, the communication time between the image forming device and the consumable chip can be shortened, so that the time for the image forming device to enter a ready state is shortened, the time required for a user to wait for the output of a print job is shortened, and the user experience is improved.
Referring to fig. 3, a flow chart of a data verification method according to an embodiment of the present application is shown. The method can be applied to the application scenario shown in fig. 1 and 2, and as shown in fig. 3, mainly comprises the following steps.
Step S301: the image forming apparatus transmits a verification request to the consumable chip.
In the embodiment of the application, the verification request is used for indicating the consumable chip to feed back the original data and the verification information corresponding to the original data. The verification information corresponding to the original data is information that can be used for performing security verification on the original data.
Step S302: the consumable chip transmits the original data and the target verification information to the image forming apparatus based on the verification request.
Specifically, after receiving the above-described verification request sent by the image forming apparatus, the consumable chip may send the original data and the target verification information to the image forming apparatus based on the verification request. The target verification information related to the embodiment of the application is verification information with shorter data length. Specifically, compared with the verification information directly obtained by directly calculating the original data by using common algorithms such as sha-512, the data length of the target verification information is shorter. The generation process of the target verification information is described in detail hereinafter. It can be understood that the consumable chip sends the original data and the target verification information to the image forming device based on the request, specifically, the original data and the target verification information can be sent simultaneously, and for example, the consumable chip sends a communication instruction to the image forming device, so that the transmission of the original data and the target verification information can be realized; the raw data and the target verification information may also be sent non-simultaneously, for example, the consumable chip sends different communication instructions to the image forming device at different times, so as to realize transmission of the raw data and the target verification information.
Step S303: the image forming apparatus verifies the original data based on the target verification information.
Specifically, after receiving the original data and the target verification information sent by the consumable chip, the image forming apparatus may perform security verification on the original data based on the target verification information, that is, at least part of the data in the target verification information is used for verifying the original data.
Specifically, the security check on the original data refers to a process of confirming the integrity, availability and other aspects of the original data. Integrity means that the original data is not changed by mistake, maliciously modified or deleted in the process of storage, processing and transmission, and availability means that the original data can be correctly acquired and used, so that the original data can be timely and accurately accessed and utilized. After receiving the original data and the target verification information sent by the consumable chip, the image forming device generates the reference verification information based on the original data according to the same mode as the mode of generating the target verification information based on the original data, then compares the received target verification information with the reference verification information to judge whether the received target verification information and the received reference verification information are consistent, if the received target verification information and the received target verification information are inconsistent, the original data cannot pass the security verification, and further, the image forming device can judge that the consumable chip is abnormal.
In the embodiment of the application, because the data length of the target verification information is shorter, when the target verification information is transmitted between the image forming device and the consumable chip, the communication time between the image forming device and the consumable chip can be shortened, so that the time required for the image forming device to enter a ready state is shortened, the time required for a user to wait for the output of a print job is shortened, and the user experience is improved.
Referring to fig. 4, a flow chart of another data verification method according to an embodiment of the present application is shown. As shown in fig. 4, the method further includes the following steps after step S301 and before step S302 shown in fig. 3.
Step S401: the consumable chip transmits the first calculation factor to the image forming apparatus based on the above-described verification request.
Specifically, after receiving the above-mentioned verification request sent by the image forming apparatus, the consumable chip may determine the first calculation factor based on the verification request, where a specific determination manner may be that one number is randomly selected from a preset first data set as the first calculation factor, or may determine the first calculation factor by other manners.
Step S402: the image forming apparatus generates first intermediate data based on the first calculation factor.
In one possible implementation, the image forming apparatus may generate the first intermediate data according to a preset algorithm based on the first calculation factor after receiving the first calculation factor. That is, in this implementation, the first intermediate data is generated based only on the first calculation factor generated by the consumable chip. In another possible implementation, the image forming apparatus generates the second calculation factor after receiving the first calculation factor, and then generates the first intermediate data according to the third algorithm based on the first calculation factor and the second calculation factor. That is, in this implementation, the first intermediate data is generated based on both the first calculation factor generated by the consumable chip and the second calculation factor generated by the image forming apparatus. The generation mode of the first intermediate data is not limited, and the first intermediate data can be generated only by participation of the first calculation factor.
For ease of illustration, the first calculation factor is hereinafter labeled "R1"; marking the second calculation factor as "R2"; the first intermediate data is labeled "M".
Illustratively, the first calculation factor R1 is any one of the first data set. After the first calculation factor R1 is obtained, R1 is taken as a coordinate, data corresponding to R1 is searched in a preset one-dimensional data table, and the searched data corresponding to R1 is used as first intermediate data M.
Illustratively, the first calculation factor R1 is any one data in the first data set, and the second calculation factor R2 is any one data in the second data set. After the first calculation factor R1 and the second calculation factor R2 are obtained, searching data in a preset data table by taking (R1, R2) as coordinates, and taking the searched data as first intermediate data M.
Illustratively, the first calculation factor R1 and the second calculation factor R2 are each a random integer. After the first calculation factor R1 and the second calculation factor R2 are obtained, r1+r2 is calculated, and the calculation result of r1+r2 is converted into data of a corresponding number of bits (for example, 8 bits or 16 bits, etc.), obtaining the first intermediate data M. For example, the data of the first data set is a binary integer ranging from 1 to 1111111, the data of the second data set is a binary integer ranging from 1 to 10000000, the corresponding bit number is set to 8 bits, when R1 is a binary number 1010000, R2 is a binary number 10010, and the binary number M is an 8-bit number, then m=r1+r2=1010000+10010=0100010; for example, the data of the first data set is a decimal integer ranging from 0 to 32767, the data of the second data set is a decimal integer ranging from 0 to 32768, the corresponding number of bits is set to 16 bits, when R1 is a decimal number 32000, R2 is a decimal number 31000, m=r1+r2=32000+31000=63000, and the binary number converted to 16 bits is 1111011000011000.
Of course, other methods for generating the first intermediate data M may be adopted by those skilled in the art according to actual needs. In addition, in the process of generating the first intermediate data M, other data may be needed in addition to the first calculation factor R1 and the second calculation factor R2, which is not particularly limited in the embodiment of the present application.
Step S403: the image forming apparatus transmits first intermediate data to the consumable chip.
Specifically, the image forming apparatus transmits the first intermediate data M to the consumable chip after generating the first intermediate data M.
Step S404: the consumable chip selects partial data from the first verification information based on the first intermediate data. After obtaining the first intermediate data M, the consumable chip may select a part of data from the first verification information based on the first intermediate data M.
In an embodiment of the present application, the first verification information is generated according to a preset first algorithm based on the original data. Illustratively, the first algorithm is a common algorithm such as sha-512. It can be understood that the data length of the first check information generated by processing the original data by using a common algorithm such as sha-512 is longer, for example, the data length of the first check information generated by processing the original data by using the sha-512 algorithm is up to 64 bytes. The embodiment of the application does not limit the generation main body of the first verification information, can be calculated and generated for the consumable chip based on the original data according to a first algorithm, and can also be used for providing the consumable chip with the first verification information to determine the target verification information after being calculated and generated for other main bodies except the consumable chip.
In one possible implementation manner, the consumable chip pre-stores a common algorithm such as sha-512 as a preset calculation logic of the first algorithm and stores original data, and before selecting part of data from the first verification information based on the first intermediate data, the consumable chip generates the first verification information according to the first algorithm based on the original data.
In another possible implementation manner, the consumable chip does not need to store a common algorithm such as sha-512 as the preset calculation logic of the first algorithm, but directly writes the first verification information in advance, that is, the consumable chip pre-stores the first verification information.
It should be noted that, the consumable chip selects a part of data from the first verification information based on the first intermediate data, which may include the following several understanding ways:
first: after receiving the first intermediate data, the consumable chip selects partial data from the first verification information based on the first intermediate data;
second,: after the consumable chip receives the first intermediate data, partial data is selected from the first verification information according to a preset rule, and the preset rule is not limited in detail.
The first intermediate data may be used to select the partial data from the first verification information, or the first intermediate data may be not used to select the partial data from the first verification information.
In the first understanding manner, when the consumable chip selects the partial data from the first verification information by using the first intermediate data, the selected partial data may be directly generated based on the first intermediate data M or may be indirectly generated based on the first intermediate data M, which is not particularly limited in the embodiment of the present application. Illustratively, in a first implementation, the selected partial data is generated directly based on the first intermediate data M; in a second implementation manner, partial data may be selected based on conversion data corresponding to the first intermediate data M, where the conversion data corresponding to the first intermediate data M is a result generated by calculating the first intermediate data M using a preset algorithm; in a third implementation manner, the preliminary data of the selected partial data may be generated based on the first intermediate data M or the conversion data corresponding to the first intermediate data M, and the preliminary data of the selected partial data may be calculated according to a preset algorithm to generate the selected partial data. That is, the method of selecting the partial data is not limited in the present application, as long as the partial data selected by the consumable chip is the same as the partial data of the first verification information.
In the second understanding manner, the consumable chip may also select part of the data from the first verification information without depending on the first intermediate data, for example, after receiving the first intermediate data, the consumable chip triggers the consumable chip to select part of the data from the first verification information by using a preset rule to determine part of the data, where selecting part of the data from the first verification information by using the preset rule by the consumable chip may be dividing the first verification information into a plurality of segments, selecting the segments ordered even from left to right as the selected part of the data, for example, dividing the first verification information into 8 segments, ABCDEFGH, selecting the 2 nd, 4 th, 6 th and 8 th segments, that is BDFH, or directly selecting the data of the predetermined segment from the first verification information as the selected part of the data, for example, the predetermined segment is the 1 st, 3 th and 5 th segments, that is ACE.
It should be noted that, in the embodiment of the present application, it is only required to ensure that at least part of the data of the target verification information corresponds to part of the data in the first verification information, and a specific manner of generating the target verification information based on the selected part of the data is not limited, where the consumable chip selects part of the data from the first verification information based on the first intermediate data.
Step S405: the consumable chip generates the target verification information based on the selected partial data, wherein the data length of the target verification information is shorter than that of the first verification information.
In a possible implementation manner, the selected part of data may be directly used as the target verification information, so that the data length of the target verification information is shorter than the data length of the first verification information.
In another possible implementation manner, the target verification information may be generated based on the selected partial data in combination with other data, where the data length of the target verification information is shorter than the data length of the first verification information, where the selection of the other data is not limited in the embodiment of the present application, as long as the data length of the finally generated target verification information is shorter than the data length of the first verification information, and for example, the other data and the selected partial data together form the target verification information, where the other data is used as a data header of the target verification information, and the selected partial data is used as other components of the target verification information.
In another possible implementation manner, the target verification information may also be generated by using a preset algorithm calculation based on the selected partial data.
In another possible implementation manner, the target verification information may be generated based on part of the selected part of the data, and the part of the selected part of the data may be directly used as the target verification information, or may be combined with other data to generate the target verification information, or may be calculated and generated by using a preset algorithm, where the data length of the target verification information is only required to be shorter than the data length of the first verification information.
Generating the target verification information based on the first intermediate data and the first verification information is achieved based on the foregoing.
With continued reference to fig. 4, the embodiment of the present application further includes step S406 after step S302 shown in fig. 3: the image forming apparatus selects partial data from the second check information based on the first intermediate data.
In the embodiment of the application, the second verification information is generated according to a preset first algorithm based on the original data.
In an embodiment of the present application, the second verification information is generated by the image forming apparatus according to a preset first algorithm based on the original data. Illustratively, the first algorithm is a common algorithm such as sha-512. It can be understood that the data length of the second check information generated by processing the original data by using the common algorithm such as sha-512 is longer, for example, the data length of the second check information generated by processing the original data by using the sha-512 algorithm is up to 64 bytes.
In order to ensure that the verification result of the original data by the image forming apparatus based on the target verification information is correct, the first algorithm by which the image forming apparatus generates the second verification information based on the original data is the same as the first algorithm by which the first verification information is generated in step S404.
It is noted that, in the embodiment of the present application, the image forming apparatus selects the partial data from the second check information based on the first intermediate data in the manner similar to step S404 above: the consumable chip selects a part of data from the first verification information based on the first intermediate data in the same manner, so the specific content thereof can be referred to the description of the part of step S404 above, and for brevity of description, the description is omitted here.
The image forming apparatus generates reference check information based on the selected partial data S407.
After generating the second check information, the image forming apparatus selects partial data from the second check information based on the first intermediate data M, and generates reference check information based on the selected partial data.
It should be noted that, in the embodiment of the present application, the generation manner of the reference check information is the same as the generation manner of the target check information, so that the specific content thereof may be referred to the description of the target check information portion above, and for brevity of description, the description is omitted here.
With continued reference to fig. 4, in step S303 shown in fig. 3, the embodiment of the present application specifically includes step S3031: and comparing the target verification information with the reference verification information, if the target verification information and the reference verification information are consistent, determining that the verification is passed, and if the target verification information and the reference verification information are inconsistent, determining that the original data do not pass the verification.
As described above, the second verification information and the reference verification information are generated in the same manner as the first verification information and the target verification information, and therefore, in the case where the consumable chip stores the original data without abnormality and the data transmission between the consumable chip and the image forming apparatus does not occur abnormality, the reference verification information and the target verification information should be identical, that is, the original data has security. The security of the original data can be determined by comparing the reference check information with the target check information. Specifically, if the reference check information is consistent with the target check information, determining that the check is passed; and if the reference check information is inconsistent with the target check information, determining that the check is not passed.
In an embodiment of the present application, if it is determined that the verification is not passed, it is indicated that the consumable chip is abnormal and/or that the communication link between the consumable chip and the image forming apparatus is unreliable, the image forming apparatus may determine that the consumable chip is abnormal, further, operations such as limiting the use of the consumable may be performed, and if it is determined that the verification is passed, it is indicated that the identity of the consumable chip and the communication link between the consumable chip and the image forming apparatus are both reliable, and the image forming apparatus may determine that the consumable chip is normal.
Referring to fig. 5, a flow chart of another data verification method according to an embodiment of the present application is shown. As shown in fig. 5, the method specifically includes the following steps in step S404 shown in fig. 3.
Step S4041: and the consumable chip processes the first intermediate data based on a preset second algorithm to generate second intermediate data.
For convenience of explanation, the second intermediate data is hereinafter denoted as "P".
It should be noted that, the first intermediate data M may be binary data or non-binary data, when the first intermediate data M is non-binary data, the consumable chip needs to convert the first intermediate data M to obtain corresponding binary data, and then process the obtained binary data based on a preset second algorithm to generate the second intermediate data P.
In one possible implementation, the first intermediate data M is 8-bit binary data, and the preset second algorithm is: identifying the first N significant bits in the first intermediate data M in the order from left to right, wherein the significant bits are binary bits with the value of '1', and the ineffective bits are binary bits with the value of '0', wherein N is equal to or greater than 1 (for example, N can be 1, 2, 3 or 5, etc.); when the first N valid bits in the first intermediate data M are identified, binary bits except the first N valid bits from left to right in the first intermediate data M are set as invalid bits, and second intermediate data P is obtained; when each bit of the first intermediate data M is identified, the number of the identified valid bits is less than N, the first intermediate data M is inverted according to the bits, and binary bits, except for N valid bits from left to right, obtained after the inversion according to the bits are set as invalid bits, so that second intermediate data P is obtained; when the identification is completed for each bit of the first intermediate data M, the identified significant bit number=0, the second intermediate data P is set as binary data, and p= 0010 1001.
The corresponding preset rules are as follows:
(1) When the first intermediate data M is an 8-bit binary number and the number of valid bits is greater than or equal to N, the second intermediate data P is an 8-bit binary number, the number of valid bits=n, the number of invalid bits=8-N, and the position of the valid bit of the second intermediate data P is the same as the position of the first N valid bits of the first intermediate data M in the order from left to right;
(2) When the first intermediate data M is an 8-bit binary number and 0 < significant bit number < N, the second intermediate data P is equal to a binary number with the binary bits except N significant bits from left to right set as invalid bits after the first intermediate data M is inverted by bits;
(3) When the first intermediate data M is an 8-bit binary number and the significant bit number=0, the second intermediate data P is an 8-bit binary number and p= 0010 1001.
For example, when the first intermediate data m= 1010 0101 is identified according to the conditions of "the valid bit is a binary bit having a value of '1', the invalid bit is a binary bit having a value of '0'," n=3 ", and" the valid bits are identified in the order from left to right ", the first 3 valid bits are respectively the 1 st, 3 rd and 6 th binary bits in M, and the second intermediate data P obtained after setting the binary bits other than the 3 valid bits as the invalid bits is the binary data, p= 1010 0100.
For example, if the first intermediate data m= 0010 0100 is identified according to the conditions of "the valid bit is a binary bit having a value of '1', the invalid bit is a binary bit having a value of '0'," n=3 ", and" the valid bits are identified in the order from left to right ", the identified 2 valid bits are respectively the 3 rd and 6 th binary bits in M, 0 < valid bit < N, the first intermediate data M is bit-inverted to obtain a binary number 1101 1011, the binary bits other than the N valid bits from left to right of the bit-inverted number 1101 1011 are set as binary numbers of the invalid bit, and the second intermediate number p= 1101 0000.
For example, if the first intermediate data m= 0000 0000, the valid bit in the first intermediate data M is identified according to the conditions of "the valid bit is a binary bit having a value of '1', the invalid bit is a binary bit having a value of '0'," n=3 ", and" identification of the valid bit is performed in the order from left to right ", when identification is completed for each bit of the first intermediate data M, the identified valid bit number=0, the second intermediate data P is set as binary data, and p= 0010 1001.
It should be noted that, the foregoing one possible implementation manner is only one possible implementation manner, in other possible implementation manners, the identification order of the valid bits of the first intermediate data M in the preset second algorithm may be from right to left, the valid bits may also be binary bits with a value of '0', and the corresponding invalid bits are binary bits with a value of '1', and those skilled in the art may also set the preset second algorithm as other algorithms according to actual needs, which is not limited in this embodiment of the present application. It should be further noted that, the consumable chip may directly process the first intermediate data based on a preset second algorithm to generate second intermediate data, or may indirectly process the first intermediate data based on the preset second algorithm to generate second intermediate data, which only needs the second intermediate data generated by the consumable chip to conform to a corresponding preset rule.
The consumable chip processes the first intermediate data indirectly based on a preset second algorithm, and generates second intermediate data, which may include the following implementation modes:
in one possible implementation manner, after obtaining the binary data first intermediate data M, the consumable chip processes the first intermediate data M in a bit inversion mode to obtain conversion data of the first intermediate data M, transforms an operation rule in a preset second algorithm to obtain a preset deformation algorithm of the second algorithm, and then processes the conversion data of the first intermediate data M based on the preset deformation algorithm of the second algorithm to generate second intermediate data P.
In one possible implementation manner, the first intermediate data M is a binary number, the consumable chip transforms an operation rule in a preset second algorithm to obtain a deformation algorithm of the preset second algorithm, and after obtaining the binary data first intermediate data M, the consumable chip processes the first intermediate data M based on the deformation algorithm of the preset second algorithm to obtain preliminary data of the second intermediate data P, and then processes the preliminary data of the second intermediate data P to obtain the second intermediate data P.
In one possible implementation manner, after obtaining the binary data first intermediate data M, the consumable chip processes the first intermediate data M in a bit inversion mode to obtain conversion data of the first intermediate data M, processes the conversion data of the first intermediate data M based on a preset second algorithm to generate preliminary data of second intermediate data P, and then processes the preliminary data of the second intermediate data P to obtain second intermediate data P.
Of course, those skilled in the art may also use other methods to generate the second intermediate data P according to actual needs, which is not particularly limited in the embodiment of the present application.
Step S4042: the consumable chip selects partial data from the first verification information based on the second intermediate data.
In a specific implementation, the consumable chip may select, based on the second intermediate data P, data that matches with a valid bit in the second intermediate data P from at least part of the data in the first verification information, and obtain the selected part of the data.
It should be noted that the selected partial data may be generated directly based on the second intermediate data P, or may be selected indirectly based on the second intermediate data P, which is not particularly limited in the embodiment of the present application. Illustratively, in a first implementation, the selected partial data is generated directly based on the second intermediate data P; in a second implementation manner, the partial data may also be generated based on conversion data corresponding to the second intermediate data P, where the conversion data of the second intermediate data P is a result obtained by calculating the second intermediate data P by using a preset algorithm; in a third implementation manner, the preliminary data of the partial data generated based on the second intermediate data P or the conversion data corresponding to the second intermediate data P may be used to perform data conversion on the preliminary data of the target verification information by using a preset algorithm, so as to obtain the selected partial data.
For example, the first check information is 64 bytes of data, and the first check information is equally divided into 8 sub-check information segments, and each sub-check information segment contains 8 bytes, namely 64 bits. For example, the second intermediate data p= 0010 0110 (the valid bit is a binary bit having a value of "1", and the invalid bit is a binary bit having a value of "0"), and the 8 pieces of sub-parity information are ABCD EFGH. According to the second intermediate data P, selecting the binary digits of the 3 rd sub-check information segment 'C', the 6 th sub-check information segment 'F' and the 7 th sub-check information segment 'G' from the 8 sub-check information segments, and combining the selected information to obtain target check information, namely CFG. It can be understood that the selected partial data is only a part of the first verification information, the target verification information is generated based on the selected partial data, and the data length of the target verification information can be shorter than the data length of the first verification information, so that the communication time between the image forming device and the consumable chip can be shortened, the time required for the image forming device to enter a ready state is shortened, the time required for a user to wait for the output of a print job is shortened, and the user experience is improved.
It should be noted that, in the embodiment of the present application, in addition to generating the target parity information based on the second intermediate data P and the first parity information, the valid bit matching data in the first intermediate data M may be selected from the first parity information directly based on the first intermediate data M, and then the target parity information may be generated based on the selected data, where, for example, the binary bit with the valid bit being the value of '1' and the number of bits of the valid bit being 3 are identified by the valid bit in the order from left to right, the first intermediate data M is 10110000, the first parity information is 64 bytes of data, the first parity information is segmented into abcdefgh, and the obtained target parity information may be ACD by using the valid bit matching sub-parity information segment selected by the first intermediate data M as A, C, D. For example, taking a binary bit with a value of '1' as a valid bit and 3 as a valid bit, identifying the valid bit in order from left to right as an example, the first intermediate data M is 10111000, the first check information is 64 bytes of data, and the first check information is segmented into ABCD EFGH, then using the first intermediate data M, according to the first 3 bits of "1" as the valid bit, the sub check information segment with the valid bit matching is selected to be A, C, D, and the 3 rd bits of "1" and subsequent "1" are directly ignored, and the obtained target check information may be ACD.
Of course, those skilled in the art may also use other selection of a part of the data from the first verification information according to actual needs, which is not particularly limited in the embodiment of the present application.
With continued reference to fig. 5, the method specifically includes the following steps in step S406 shown in fig. 3.
Step S4061: the image forming apparatus processes the first intermediate data based on a preset second algorithm to generate third intermediate data.
For convenience of explanation, the third intermediate data is hereinafter denoted as P'.
It should be noted that, the first intermediate data M may be binary data or non-binary data, when the first intermediate data M is non-binary data, the image forming apparatus needs to convert the first intermediate data M to obtain corresponding binary data, and then process the obtained binary data based on a preset second algorithm to generate three intermediate data marks P'.
In one possible implementation, when the first intermediate data M is binary data, the image forming apparatus may directly process the first intermediate data M after obtaining the first intermediate data M to generate the third intermediate data P'.
For the specific generation process of the third intermediate data P' by processing the binary first intermediate data M or the binary data obtained by converting the non-binary first intermediate data M, reference may be made to the generation process of the second intermediate data P in the step S4041, and therefore, for the specific content of the step S4061, reference may be made to the description of the step S4041, and for brevity of description, details are not repeated here.
Step S4062: the image forming apparatus selects partial data from the second check information based on the third intermediate data.
In a specific implementation, the image forming apparatus may select, based on the third intermediate data P ', data matching with a valid bit in the third intermediate data P' from at least part of the data in the second verification information, and obtain the selected part of the data.
Note that the method of generating the selected partial data in step S4062 is the same as the method of generating the selected partial data in step S4042 described above. Therefore, the specific content of step S4062 may refer to the description of step S4042, which is not repeated herein for brevity.
Referring to fig. 6, a flow chart of another data verification method according to an embodiment of the present application is shown. As shown in fig. 6, the method further comprises the following steps on the basis of fig. 4.
Step S601: and the consumable chip processes the first intermediate data and the first calculation factor according to a fourth algorithm to generate second calculation factor verification data.
For ease of illustration, the second calculation factor check data is hereinafter labeled R2'.
As previously described, the first intermediate data M may be generated for the image forming apparatus according to the third algorithm based on the first calculation factor R1 and the second calculation factor R2. Thus, the first intermediate data M and the first calculation factor R1 are processed according to the fourth algorithm, which is an inverse operation to each other, so that the second calculation factor check data R2' corresponding to the second calculation factor R2 can be generated. For example, if the first calculation factor R1 is any one data in the first data set, the second calculation factor R2 is any one data in the second data set. After the first calculation factor R1 and the second calculation factor R2 are obtained, the image forming apparatus searches for data in a preset data table with (R1, R2) as coordinates, and uses the searched data as first intermediate data M. In contrast, the consumable chip may search, according to the first intermediate data M and the abscissa R1 (the first calculation factor), the ordinate R2' (the second calculation factor checking data) corresponding to the first intermediate data M in the preset data table.
It should be noted that, according to actual needs, a person skilled in the art may also indirectly process the first intermediate data M and the first calculation factor R1 according to the fourth algorithm to generate the second calculation factor check data R2'. For example, the first data set has a binary integer in a range of 00000001 ~ 01111111, the second data set has a binary integer in a range of 00000001 ~ 10000000, and the corresponding bit number is set to 8, when the first calculation factor R1 is a binary number 01010000, the second calculation factor R2 is a binary number 00010010, the third algorithm is addition, the fourth algorithm is subtraction, M is a binary number, m=r1+r2=01010000+00010010=01000110, the consumable chip may perform an operation, subtracting 00000001 from the first intermediate data M to obtain M ' as 01100001, subtracting 00000001 from the first calculation factor R1 to obtain R3 as 01001111, subtracting R3 from M ' to obtain R2' as 00010010, and processing the first intermediate data M and the first calculation factor R1 directly according to the fourth algorithm, that is, the first intermediate data M minus the first calculation factor R1 to obtain 00010010 is equal. Of course, the person skilled in the art may also use other methods to generate the second calculation factor checking data R2 'according to actual needs, which is not limited in the embodiment of the present application, and only the generated second calculation factor checking data R2' is equal to the data generated by directly processing the first intermediate data M and the first calculation factor R1 according to the fourth algorithm.
Step S602: the consumable chip transmits second calculation factor check data to the image forming device.
Specifically, after obtaining the second calculation factor verification data R2', the consumable chip may send the second calculation factor verification data R2' to the image forming apparatus, so that the image forming apparatus verifies the consumable chip based on the second calculation factor verification data R2 '.
Step S603: the image forming device compares the second calculation factor check data with the second calculation factor to determine whether the second calculation factor check data and the second calculation factor are consistent, and if the second calculation factor check data and the second calculation factor are inconsistent, the consumable chip is determined to be abnormal.
It can be understood that if the consumable chip is normal, the second calculation factor R2 and the second calculation factor check data R2' should be consistent; if the consumable chip is abnormal, the second calculation factor R2 and the second calculation factor checking data R2' are inconsistent. Therefore, it is possible to determine whether the consumable chip is abnormal based on the comparison result of the second calculation factor R2 and the second calculation factor check data R2'. Specifically, if the second calculation factor R2 is consistent with the second calculation factor verification data R2', the consumable chip is normal; if the second calculation factor R2 is inconsistent with the second calculation factor checking data R2', the consumable chip is abnormal.
Referring to fig. 7, a flow chart of another data verification method according to an embodiment of the present application is shown. As shown in fig. 7, the method further comprises the following steps on the basis of fig. 5.
Step S701: the consumable chip sends second intermediate data to the image forming apparatus.
Specifically, after the consumable chip generates the second intermediate data P, the second intermediate data P may be transmitted to the image forming apparatus so that the image forming apparatus authenticates the consumable chip based on the second intermediate data P.
Step S702: the image forming device compares the second intermediate data with the third intermediate data, and if the second intermediate data and the third intermediate data are inconsistent, the consumable chip is determined to be abnormal.
As described above, the second intermediate data P and the third intermediate data P 'are generated in the same manner, and therefore, by comparing the second intermediate data P and the third intermediate data P', it can be determined whether the consumable chip is abnormal. Specifically, if the second intermediate data P and the third intermediate data P' are consistent, determining that the consumable chip is normal; if the second intermediate data P and the third intermediate data P' are inconsistent, determining that the consumable chip is abnormal.
It should be noted that the flow chart shown in fig. 3-7 is only an exemplary illustration of one/some specific implementations provided by the present application, and should not be taken as limiting the scope of the present application. Those skilled in the art may perform other combinations of some of the steps of fig. 3-7 or adjust the order of some of the steps of fig. 3-7 as needed without affecting the feasibility of the solution, and should fall within the scope of the application.
For example, step S601 to step S603 in fig. 6 and step S701 to step S702 in fig. 7 may be provided in the same embodiment, that is, in this embodiment, the consumable chip is verified by "comparing the target verification information with the reference verification information", "comparing the second calculation factor verification data R2 'with the second calculation factor R2" and "comparing the second intermediate data P with the third intermediate data P'", respectively. In addition, the above 3 verification methods, that is, "comparing the target verification information with the reference verification information", "comparing the second calculation factor verification data R2 'with the second calculation factor R2", and "comparing the second intermediate data P with the third intermediate data P'" may be arbitrarily arranged by a person skilled in the art, so that the execution sequence of the three verification methods is not limited in the embodiment of the present application.
Corresponding to the embodiment, the embodiment of the application also provides a consumable chip.
Referring to fig. 8, a block diagram of a consumable chip according to an embodiment of the present application is provided. As shown in fig. 8, the consumable chip includes a first controller for: receiving a verification request sent by the image forming device; transmitting original data and target verification information to the image forming device based on the verification request, wherein at least part of data in the target verification information is used for verifying the original data; the aforementioned first controller is further configured to: transmitting a first calculation factor to the image forming apparatus based on the verification request; receiving first intermediate data generated based on the first calculation factor transmitted from the image forming apparatus; generating the target verification information based on the first intermediate data and the first verification information; the first check information is generated according to a preset first algorithm based on the original data, and the data length of the target check information is shorter than that of the first check information.
In one possible implementation, the consumable chip further includes: and the memory is used for storing the original data and/or conversion information of the original data.
In one possible implementation, the consumable chip further includes: and the memory is used for storing the first check information and/or conversion information of the first check information.
In a possible implementation manner, the first controller is specifically configured to: processing the first intermediate data based on a preset second algorithm, generating second intermediate data, and sending the second intermediate data to the image forming device, wherein the second intermediate data is used for determining whether the consumable chip is abnormal or not.
In one possible implementation manner, the foregoing first controller is specifically configured to:
selecting partial data from the first check information based on the first intermediate data;
the target verification information is generated based on the selected partial data.
In a possible implementation, at least part of the selected part of the data matches at least part of the valid bits in the first intermediate data.
In one possible implementation manner, the foregoing first controller is specifically configured to:
The target verification information is generated based on the second intermediate data and the first verification information.
In one possible implementation manner, the foregoing first controller is specifically configured to:
selecting partial data from the first check information based on the second intermediate data;
the target verification information is generated based on the selected partial data.
In a possible implementation, at least part of the selected part of the data matches at least part of the valid bits in the second intermediate data.
In one possible implementation manner, when the first intermediate data is binary data, the first controller is specifically configured to:
identifying N valid bits in the first intermediate data, wherein N is more than or equal to 1;
setting binary bits except the N valid bits in the first intermediate data as invalid bits to obtain second intermediate data;
or when the first intermediate data is non-binary data, the first controller is specifically configured to:
converting the first intermediate data into binary data;
identifying N effective bits in the obtained binary data, wherein N is more than or equal to 1;
and setting binary bits except the N valid bits in the obtained binary data as invalid bits to obtain the second intermediate data.
In one possible implementation manner, when the first intermediate data is binary data, the first controller is specifically configured to:
identifying N significant bits in the first intermediate data in a left-to-right or right-to-left order;
when the first intermediate data is non-binary data, the first controller is specifically configured to:
n significant bits are identified in the obtained binary data in order from left to right or right to left.
In one possible implementation, the valid bit is a binary bit having a value of "1", and the invalid bit is a binary bit having a value of "0";
alternatively, the valid bit is a binary bit having a value of "0", and the invalid bit is a binary bit having a value of "1".
In one possible implementation, the foregoing first controller is further configured to:
processing the first intermediate data and the first calculation factor according to a fourth algorithm to generate second calculation factor verification data;
transmitting the second calculation factor verification data to the image forming apparatus; the second calculation factor checking data is used for determining whether the consumable chip is abnormal or not.
In one possible implementation manner, the foregoing first controller is specifically configured to: processing the first intermediate data based on a preset second algorithm to generate second intermediate data; selecting partial data from the first check information based on the second intermediate data; the target verification information is generated based on the selected partial data.
In one possible implementation manner, the foregoing first controller is specifically configured to: and selecting data matched with the valid bit in the second intermediate data from at least part of data in the first check information based on the second intermediate data to obtain the target check information.
In one embodiment, the consumable chip of the present application generally includes a substrate and a plurality of contact points disposed on the substrate, where each contact point is configured to electrically connect with a plurality of contact terminals disposed on the image forming device, so as to implement communication between the image forming device and the consumable chip, and the plurality of contact points may include a VCC contact point, a GND contact point, an SDA contact point, and an SCL contact point.
In another implementation manner, the consumable chip in the embodiment of the present application may further include an interposer other than the substrate, where the interposer is electrically connected to the substrate, and the plurality of contact points may be at least partially disposed on the interposer.
The embodiment of the application does not limit the specific form of the consumable chip.
It should be noted that, for brevity, details of the embodiments of the present application may be referred to the description of the embodiments of the method, and are not described herein again.
Corresponding to the embodiment, the embodiment of the application also provides a consumable.
Referring to fig. 9, a schematic structural diagram of a consumable provided in an embodiment of the present application is shown. As shown in fig. 9, the consumable includes a housing; a developer accommodating portion, located in the housing, for accommodating a developer; and the consumable chip in the foregoing embodiment.
Referring to fig. 10, a schematic structural diagram of another consumable provided in an embodiment of the present application is shown. As shown in fig. 10, the consumable further includes a developer conveying member for conveying the developer, on the basis of the embodiment shown in fig. 9.
Referring to fig. 11, a schematic structural diagram of another consumable provided in an embodiment of the present application is shown. As shown in fig. 11, the consumable further includes a photosensitive drum on the basis of the embodiment shown in fig. 10; and a charging roller for charging the photosensitive drum.
Referring to fig. 12, a schematic structural diagram of another consumable provided in an embodiment of the present application is shown. As shown in fig. 12, the consumable includes a photosensitive drum; a charging roller for charging the photosensitive drum; and the consumable chip in the foregoing embodiment.
It should be noted that, for the details of the consumable chip in the embodiment shown in fig. 9 to 12, reference may be made to the description of the above embodiment, and for brevity, the description is omitted here.
Corresponding to the above embodiment, the embodiment of the application also provides an image forming apparatus.
Referring to fig. 13, a block diagram of an image forming apparatus according to an embodiment of the present application is provided. As shown in fig. 13, the image forming apparatus includes a second controller configured to perform part or all of the methods in the above-described method embodiments.
It should be noted that, for brevity, details of the embodiments of the present application may be referred to the description of the foregoing embodiments, and are not repeated herein.
Corresponding to the above-described embodiments, the present embodiment also provides an image forming system including the consumable of the above-described embodiment and the image forming apparatus of the above-described embodiment; wherein the image forming apparatus is in communication connection with the consumable chip.
It should be noted that, for brevity, details of the embodiments of the present application may be referred to the description of the foregoing embodiments, and are not repeated herein.
Corresponding to the above embodiment, the embodiment of the present application further provides a computer readable storage medium, where the computer readable storage medium may store a program, where when the program runs, the device where the computer readable storage medium is located may be controlled to execute some or all of the steps in the above method embodiment. In particular, the computer readable storage medium may be a magnetic disk, an optical disk, a read-only memory (ROM), a random access memory (random access memory, RAM), or the like.
Corresponding to the above embodiments, the present application also provides a computer program product comprising executable instructions which, when executed on a computer, cause the computer to perform some or all of the steps of the above method embodiments.
In the embodiments of the present application, "at least one" means one or more, and "a plurality" means two or more. "and/or", describes an association relation of association objects, and indicates that there may be three kinds of relations, for example, a and/or B, and may indicate that a alone exists, a and B together, and B alone exists. Wherein A, B may be singular or plural. The character "/" generally indicates that the context-dependent object is an "or" relationship. "at least one of the following" and the like means any combination of these items, including any combination of single or plural items. For example, at least one of a, b and c may represent: a, b, c, a-b, a-c, b-c, or a-b-c, wherein a, b, c may be single or plural.
Those of ordinary skill in the art will appreciate that the various elements and algorithm steps described in the embodiments disclosed herein can be implemented as a combination of electronic hardware, computer software, and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
It will be clear to those skilled in the art that, for convenience and brevity of description, specific working procedures of the above-described systems, apparatuses and units may refer to corresponding procedures in the foregoing method embodiments, and are not repeated herein.
In several embodiments provided by the present application, any of the functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer-readable storage medium. Based on such understanding, the technical solution of the present application may be embodied in essence or a part contributing to the prior art or a part of the technical solution in the form of a software product stored in a storage medium, comprising several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to perform all or part of the steps of the foregoing method of the embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a read-only memory (ROM), a random access memory (random access memory, RAM), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
The foregoing is merely exemplary embodiments of the present application, and any person skilled in the art may easily conceive of changes or substitutions within the technical scope of the present application, which should be covered by the present application. The protection scope of the present application shall be subject to the protection scope of the preceding claims.

Claims (34)

1. A data verification method applied to a consumable chip mounted on a consumable detachably mounted on an image forming apparatus, the method comprising:
receiving a verification request sent by the image forming device;
transmitting original data and target verification information to the image forming device based on the verification request, wherein at least part of data in the target verification information is used for verifying the original data;
before the transmitting the target verification information to the image forming apparatus based on the verification request, the method further includes:
transmitting a first calculation factor to the image forming apparatus based on the verification request;
receiving first intermediate data generated based on the first calculation factor and transmitted by the image forming device;
generating the target verification information based on the first intermediate data and the first verification information; the first verification information is generated based on the original data according to a preset first algorithm, and the data length of the target verification information is shorter than that of the first verification information.
2. The method according to claim 1, characterized in that it comprises: processing the first intermediate data based on a preset second algorithm, generating second intermediate data, and sending the second intermediate data to the image forming device, wherein the second intermediate data is used for determining whether the consumable chip is abnormal or not.
3. The method according to claim 1 or 2, wherein the generating the target verification information based on the first intermediate data and first verification information comprises:
selecting partial data in the first check information based on the first intermediate data;
and generating the target verification information based on the selected partial data.
4. A method according to claim 3, wherein at least part of the selected partial data matches at least part of the valid bits in the first intermediate data.
5. The method of claim 2, wherein the generating the target verification information based on the first intermediate data and first verification information comprises:
and generating the target verification information based on the second intermediate data and the first verification information.
6. The method of claim 5, wherein the generating the target verification information based on the second intermediate data and the first verification information comprises:
selecting partial data in the first check information based on the second intermediate data;
and generating the target verification information based on the selected partial data.
7. The method of claim 6, wherein at least some of the selected partial data matches at least some valid bits in the second intermediate data.
8. The method of claim 2, wherein when the first intermediate data is binary data, the processing the first intermediate data based on a preset second algorithm to generate second intermediate data comprises:
identifying N valid bits in the first intermediate data, wherein N is more than or equal to 1;
setting binary bits except the N valid bits in the first intermediate data as invalid bits to obtain second intermediate data;
or when the first intermediate data is non-binary data, the processing the first intermediate data based on the preset second algorithm to generate second intermediate data includes:
Converting the first intermediate data into binary data;
identifying N effective bits in the obtained binary data, wherein N is more than or equal to 1;
and setting binary bits except the N valid bits in the obtained binary data as invalid bits, and obtaining the second intermediate data.
9. The method of claim 8, wherein when the first intermediate data is binary data, the identifying N significant bits in the first intermediate data comprises:
identifying N significant bits in the first intermediate data in a left-to-right or right-to-left order;
when the first intermediate data is non-binary data, the identifying N significant bits in the obtained binary data includes:
n significant bits are identified in the obtained binary data in order from left to right or right to left.
10. The method according to any one of claims 4, 7-9, wherein,
the valid bit is a binary bit with a value of 1, and the invalid bit is a binary bit with a value of 0;
alternatively, the valid bit is a binary bit with a value of "0", and the invalid bit is a binary bit with a value of "1".
11. The method according to any one of claims 1 to 10, further comprising, after the receiving the first intermediate data generated based on the first calculation factor transmitted by the image forming apparatus:
processing the first intermediate data and the first calculation factor according to a fourth algorithm to generate second calculation factor verification data;
transmitting the second calculation factor check data to the image forming apparatus; the second calculation factor checking data is used for determining whether the consumable chip is abnormal or not.
12. A data verification method applied to an image forming apparatus on which consumable parts are mounted, and on which consumable part chips are detachably mounted, the method comprising:
sending a verification request to the consumable chip;
receiving original data, target verification information and a first calculation factor which are sent by the consumable chip;
generating first intermediate data based on the first calculation factor, and sending the first intermediate data to the consumable chip;
generating second check information according to a preset first algorithm based on the original data;
selecting partial data from the second check information based on the first intermediate data;
Generating reference check information based on the selected partial data;
comparing the target verification information with the reference verification information, if the target verification information and the reference verification information are consistent, determining that the original data pass the verification, and if the target verification information and the reference verification information are inconsistent, determining that the original data do not pass the verification.
13. The method of claim 12, wherein the selecting partial data from the second verification information based on the first intermediate data comprises:
processing the first intermediate data based on a preset second algorithm to generate third intermediate data;
partial data is selected from the second check information based on the third intermediate data.
14. The method of claim 13, wherein the selecting partial data from the second parity information based on the third intermediate data comprises:
and extracting data matched with valid bits in the third intermediate data from the second verification information based on the third intermediate data.
15. The method of claim 13, wherein when the first intermediate data is binary data, the processing the first intermediate data based on the preset second algorithm to generate third intermediate data comprises:
Identifying N valid bits in the first intermediate data, wherein N is more than or equal to 1;
setting binary bits except the N valid bits in the first intermediate data as invalid bits to obtain third intermediate data;
or when the first intermediate data is non-binary data, the processing the first intermediate data based on the preset second algorithm to generate third intermediate data includes:
converting the first intermediate data into binary data;
identifying N effective bits in the obtained binary data, wherein N is more than or equal to 1;
and setting binary bits except the N valid bits in the obtained binary data as invalid bits, and obtaining the third intermediate data.
16. The method of claim 12, wherein the generating first intermediate data based on the first calculation factor comprises:
generating a second calculation factor;
generating the first intermediate data according to a preset third algorithm based on the first calculation factor and the second calculation factor;
after the first intermediate data is sent to the consumable chip, the method further comprises:
receiving second calculation factor verification data sent by the consumable chip;
And comparing the second calculation factor check data with the second calculation factor, and if the second calculation factor check data and the second calculation factor are inconsistent, determining that the consumable chip is abnormal.
17. The method according to any one of claims 12 to 16, further comprising, after said sending said first intermediate data to said consumable chip:
receiving second intermediate data sent by the consumable chip;
comparing the second intermediate data with the third intermediate data, and if the second intermediate data and the third intermediate data are inconsistent, determining that the consumable chip is abnormal.
18. A consumable chip mountable on a consumable detachably mountable on an image forming apparatus, comprising:
a first controller for:
receiving a verification request sent by the image forming device;
transmitting original data and target verification information to the image forming device based on the verification request, wherein at least part of data in the target verification information is used for verifying the original data;
the first controller is further configured to:
feeding back a first calculation factor based on the verification request;
transmitting a first calculation factor to the image forming apparatus based on the verification request;
Receiving first intermediate data generated based on the first calculation factor and transmitted by the image forming device;
generating the target verification information based on the first intermediate data and the first verification information; the first verification information is generated based on the original data according to a preset first algorithm, and the data length of the target verification information is shorter than that of the first verification information.
19. The consumable chip of claim 18, wherein the first controller is further configured to: processing the first intermediate data based on a preset second algorithm, generating second intermediate data, and sending the second intermediate data to the image forming device, wherein the second intermediate data is used for determining whether the consumable chip is abnormal or not.
20. The consumable chip of claim 18 or 19, wherein the first controller is specifically configured to:
selecting partial data in the first check information based on the first intermediate data;
and generating the target verification information based on the selected partial data.
21. The consumable chip of claim 20, wherein at least a portion of the selected partial data matches at least a portion of the valid bits in the first intermediate data.
22. The consumable chip of claim 19, wherein the first controller is specifically configured to:
and generating the target verification information based on the second intermediate data and the first verification information.
23. The consumable chip of claim 22, wherein the first controller is specifically configured to:
selecting partial data in the first check information based on the second intermediate data;
and generating the target verification information based on the selected partial data.
24. The consumable chip of claim 23, wherein at least a portion of the selected partial data matches at least a portion of the valid bits in the second intermediate data.
25. The consumable chip of claim 19, wherein when the first intermediate data is binary data, the first controller is specifically configured to:
identifying N valid bits in the first intermediate data, wherein N is more than or equal to 1;
setting binary bits except the N valid bits in the first intermediate data as invalid bits to obtain second intermediate data;
or when the first intermediate data is non-binary data, the first controller is specifically configured to:
Converting the first intermediate data into binary data;
identifying N effective bits in the obtained binary data, wherein N is more than or equal to 1;
and setting binary bits except the N valid bits in the obtained binary data as invalid bits, and obtaining the second intermediate data.
26. The consumable chip of claim 25, wherein when the first intermediate data is binary data, the first controller is specifically configured to:
identifying N significant bits in the first intermediate data in a left-to-right or right-to-left order;
when the first intermediate data is non-binary data, the first controller is specifically configured to:
n significant bits are identified in the obtained binary data in order from left to right or right to left.
27. The consumable chip of any one of claims 21, 24-26, wherein,
the valid bit is a binary bit with a value of 1, and the invalid bit is a binary bit with a value of 0;
alternatively, the valid bit is a binary bit with a value of "0", and the invalid bit is a binary bit with a value of "1".
28. The consumable chip of any one of claims 18-27, wherein the first controller is further configured to:
Processing the first intermediate data and the first calculation factor according to a fourth algorithm to generate second calculation factor verification data;
transmitting the second calculation factor check data to the image forming apparatus; the second calculation factor checking data is used for determining whether the consumable chip is abnormal or not.
29. A consumable, comprising:
a housing;
a developer accommodating portion located in the housing for accommodating a developer; and
the consumable chip of any one of claims 18 to 28.
30. The consumable of claim 29, wherein the consumable further comprises:
and a developer conveying member for conveying the developer.
31. The consumable of claim 30, wherein the consumable further comprises:
a photosensitive drum;
and the charging roller is used for charging the photosensitive drum.
32. A consumable, the consumable further comprising:
a photosensitive drum;
a charging roller for charging the photosensitive drum; and
the consumable chip of any one of claims 18 to 28.
33. An image forming apparatus, comprising:
a second controller configured to perform the method of any of claims 12-17.
34. An image forming system, comprising:
a consumable according to any one of claims 29 to 32;
the image forming apparatus of claim 33;
wherein the image forming device is in communication connection with the consumable chip.
CN202311170580.4A 2023-09-11 2023-09-11 Data verification method, consumable chip, consumable, image forming device and system Pending CN117234052A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311170580.4A CN117234052A (en) 2023-09-11 2023-09-11 Data verification method, consumable chip, consumable, image forming device and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311170580.4A CN117234052A (en) 2023-09-11 2023-09-11 Data verification method, consumable chip, consumable, image forming device and system

Publications (1)

Publication Number Publication Date
CN117234052A true CN117234052A (en) 2023-12-15

Family

ID=89095985

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311170580.4A Pending CN117234052A (en) 2023-09-11 2023-09-11 Data verification method, consumable chip, consumable, image forming device and system

Country Status (1)

Country Link
CN (1) CN117234052A (en)

Similar Documents

Publication Publication Date Title
KR101780734B1 (en) CRUM chip and image forming device for communicating mutually, and method thereof
US9557696B2 (en) Image forming apparatus with replacement component management memory
US8330966B2 (en) Unit using OS and image forming apparatus using the same
CN112180699B (en) Consumable chip, image forming apparatus, image forming control method, and consumable
EP1003327B1 (en) Information processing apparatus and printing control method
US20100157339A1 (en) Data processing device
US20230401024A1 (en) Image forming control method, consumable chip, image forming apparatus, and consumable
CN101482711B (en) Image forming apparatus and control method
CN117234052A (en) Data verification method, consumable chip, consumable, image forming device and system
CN113138548A (en) Image forming apparatus, consumable chip, consumable, and communication method
JP6330299B2 (en) Printing device
US8786921B2 (en) Image forming apparatus and system configured to perform color correction based on medium type
JP2019031017A (en) Image formation apparatus, control method and program
KR101866823B1 (en) CRUM chip and image forming device for communicating mutually, and method thereof
CN117891419A (en) Consumable chip, image forming apparatus, control apparatus, authentication method, and consumable
CN118092105A (en) Chip activating method and image forming apparatus
JP3907651B2 (en) Image processing apparatus and method, and storage medium
US20230025884A1 (en) Methods and Systems for Determining the Authenticity of a Component
CN117294798A (en) Data communication control method and image forming apparatus
CN106303129A (en) Image processing system and image forming method
EP3073431B1 (en) Image forming apparatus that ensures prompt start of printing medium supply, recording medium, and image forming method
JP6562252B2 (en) Image processing device
CN113777899A (en) Security verification method, consumable chip, consumable and image forming apparatus
CN117083610A (en) Secure device computing matches
CN117311649A (en) Recording material estimation method, recording material estimation device, recording medium and recording device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination