CN116668604A - Video transmission device and method - Google Patents

Video transmission device and method Download PDF

Info

Publication number
CN116668604A
CN116668604A CN202310718045.1A CN202310718045A CN116668604A CN 116668604 A CN116668604 A CN 116668604A CN 202310718045 A CN202310718045 A CN 202310718045A CN 116668604 A CN116668604 A CN 116668604A
Authority
CN
China
Prior art keywords
video
value
video source
module
equalizer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310718045.1A
Other languages
Chinese (zh)
Inventor
季志博
刘咏
范建根
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Keda Special Video Co ltd
Suzhou Keyuan Software Technology Development Co ltd
Original Assignee
Suzhou Keyuan Software Technology Development Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Keyuan Software Technology Development Co ltd filed Critical Suzhou Keyuan Software Technology Development Co ltd
Priority to CN202310718045.1A priority Critical patent/CN116668604A/en
Publication of CN116668604A publication Critical patent/CN116668604A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/765Interface circuits between an apparatus for recording and another apparatus

Abstract

The embodiment of the disclosure provides a video transmission device and a method, wherein the video transmission device comprises: the video self-adjusting module is used for filtering the video source signal by utilizing the current equalizer value to obtain a video quality value of the filtered video source signal, and also responding to the equalizer value adjusting signal to adjust the current equalizer value and taking the adjusted equalizer value as the current equalizer value; the main control module is used for sending an equalizer value adjusting signal to the video self-adjusting module when the video quality value does not reach the preset value until the video quality value reaches the preset value. The present embodiment continuously adjusts the equalizer value and filters the current video source signal by using the equalizer value after each adjustment, namely, the gain compensation is performed until the video quality value of the filtered video source signal reaches a preset value, which indicates that the current equalizer value is better compatible with the video source, and the attenuation distortion of the video source signal can be better compensated by using the current equalizer value.

Description

Video transmission device and method
Technical Field
The disclosure relates to the technical field of video processing, and in particular relates to a video transmission device and method.
Background
At present, various HDMI video sources exist in the market, and the processing modes of the video source signals of the HDMI video sources are different, and particularly, the pre-emphasis and de-emphasis parameter processing of the video sources are different. In this regard, when the video source is applied to each different terminal product or different cable, there may be compatibility problems such as noise, screen flicker, and no image output when video transmission and display are performed.
Disclosure of Invention
In view of the above drawbacks of the related art, an object of the present disclosure is to provide a video transmission method and apparatus, so as to solve the technical problem of poor compatibility between a video source and a video receiving end in the related art.
A first aspect of the present disclosure provides a video transmission apparatus, comprising:
the video input module is set to be connected with a video source;
the video self-adjusting module is connected with the video input module and is used for receiving a video source signal from the video input module, filtering the video source signal by utilizing the current equalizer value to obtain a video quality value of the filtered video source signal, adjusting the current equalizer value in response to the equalizer value adjusting signal and taking the adjusted equalizer value as the current equalizer value;
the main control module is connected with the video self-adjusting module and is used for receiving the video quality value from the video self-adjusting module and sending an equalizer value adjusting signal to the video self-adjusting module until the video quality value reaches a preset value under the condition that the video quality value does not reach the preset value.
In an alternative embodiment, the video self-adjusting module includes;
the shift register is connected with the main control module and is used for receiving an equalizer value adjusting signal and a target digital value from the main control module, shifting the current register value in response to the equalizer value adjusting signal to obtain a current shift register value, assigning the first digital bit of the current shift register value according to the target digital value to obtain an updated register value, and taking the updated register value as the current register value;
and the configuration module is connected with the shift register, is set to receive the updated register value, and performs adaptation adjustment on the current equalizer value according to the updated register value.
In an alternative embodiment, the configuration module is formed in the resistor network, is connected with the shift register through the resistor network, is configured to receive the updated register values, and reconfigures the current level of the corresponding resistor in response to each digital value in the updated register values, and controls adjustment of the current equalizer value according to the configured level signal.
In an alternative embodiment, the configuration module is formed in the computer program and is configured to obtain, by running the computer program, a mapping relationship between the register values and the equalizer values from the cache data table, obtain an updated equalizer value corresponding to the updated register value according to the mapping relationship, and adjust the current equalizer value based on the updated equalizer value.
In an alternative embodiment, the main control module is specifically configured to:
under the condition that the video quality value does not reach the preset value, extracting a target digital value according to a preset polling control logic, and sending the target digital value and an equalizer value adjusting signal to a shift register.
In an alternative embodiment, the video self-adjusting module includes: the first interface, the second interface, the third interface and the fourth interface;
the first interface is connected with the video input module and is set to be accessed to a video source;
a second interface configured to transmit a target video source signal having a video quality value reaching a preset value backward;
the third interface is connected with the main control module and is used for receiving the equalizer value adjusting signal from the main control module;
and the fourth interface is connected with the main control module and is used for sending the video quality value of the filtered video source signal to the main control module.
In an alternative embodiment, the video transmission apparatus further includes:
the video acquisition module is connected with the video self-adjustment module and is used for receiving a target video source signal with the video quality value reaching a preset value from the video self-adjustment module and converting the target video source signal into two paths of video source code streams;
the video processing module is connected with the video acquisition module and is used for carrying out compression coding on one path of video source code stream to obtain a coded stream, and packaging and transmitting the coded stream and the other path of video source code stream.
In an alternative embodiment, the video acquisition module comprises a repeater and a first decoder and a second decoder connected with the output end of the repeater; the video acquisition module is specifically set as follows:
transmitting the target video source signal to the first decoder and the second decoder in two paths through the repeater;
and decoding the target video source signal by the first decoder and the second decoder respectively to correspondingly obtain two paths of video source code streams.
In an alternative embodiment, the video processing module is specifically configured to:
and converting the parallel port of the other path of video source code stream into a Serdes serial port, packaging the coded stream and the other path of video source code stream, and transmitting the packaged coded stream and the other path of video source code stream to the optical module through the Serdes serial port.
In an alternative embodiment, the video processing module includes a field programmable gate array and a video encoder;
the video processing module is specifically configured to:
carrying out compression coding on one path of video source code stream by a video coder to obtain a coded stream, and transmitting the coded stream to a programmable logic gate array;
and directly transmitting the other path of video source code stream to the programmable logic gate array, and packaging and transmitting the coded stream and the other path of video source code stream through the programmable logic gate array.
In an alternative embodiment, the programmable gate array is configured to convert the parallel port of the other video source code stream into a Serdes serial port, package the encoded stream and the other video source code stream, and send the packaged encoded stream and the other video source code stream to the optical module through the Serdes serial port.
The second aspect of the present disclosure also provides a video transmission method, including:
receiving a video source signal;
filtering the video source signal by using the current equalizer value and obtaining a video quality value of the filtered video source signal;
under the condition that the video quality value does not reach the preset value, adjusting the current equalizer adjusting signal, and taking the adjusted equalizer value as the current equalizer value until the video quality value reaches the preset value;
and transmitting the target video source signal with the video quality value reaching the preset value backwards.
In an alternative embodiment, the video transmission method further includes:
and converting the target video source signal into two paths of video source code streams, performing compression coding on one path of video source code stream to obtain a coded stream, and packaging the coded stream and the other path of video source code stream and outputting the packaged coded stream and the other path of video source code stream.
As described above, in the embodiments of the present disclosure, a video transmission apparatus and a method are provided, where the video transmission apparatus includes: the video self-adjusting module is used for filtering the video source signal by utilizing the current equalizer value to obtain a video quality value of the filtered video source signal, and also responding to the equalizer value adjusting signal to adjust the current equalizer value and taking the adjusted equalizer value as the current equalizer value; the main control module is connected with the video self-adjusting module and is used for receiving the video quality value from the video self-adjusting module and sending an equalizer value adjusting signal to the video self-adjusting module until the video quality value of the filtered video source signal reaches a preset value under the condition that the video quality value does not reach the preset value. The equalizer value is continuously adjusted, and the equalizer value after each adjustment is utilized to filter the current video source signal, namely gain compensation is performed until the video quality value of the filtered video source signal reaches a preset value, and the filtered video source signal with the video quality value reaching the preset value is used as a target video source signal to be transmitted backwards; the current equalizer value with the video quality value reaching the preset value can be better compatible with the video source, the attenuation distortion of the video source signal can be better compensated by using the current equalizer value, and the situations that noise points and flash screens even no picture appear in the target video source signal which is transmitted backwards due to the signal quality difference of the video source and the cable are avoided.
Drawings
Fig. 1 shows a block diagram of a video transmission device according to an embodiment of the present disclosure;
FIG. 2 shows a specific block diagram of the video self-adjusting module shown in FIG. 1;
fig. 3 shows a block diagram of a video transmission apparatus according to another embodiment of the present disclosure;
FIG. 4 shows a specific block diagram of the video acquisition module and video processing module shown in FIG. 3;
fig. 5 shows a flowchart of a video transmission method provided by an embodiment of the present disclosure.
Detailed Description
Other advantages and effects of the present disclosure will be readily apparent to those skilled in the art from the following description of the embodiments of the disclosure by means of specific examples. The disclosure may be practiced or carried out in other embodiments or applications, and details of the disclosure may be modified or changed from various points of view and applications without departing from the spirit of the disclosure. It should be noted that, without conflict, the embodiments of the present disclosure and features of the embodiments may be combined with each other.
The embodiments of the present disclosure will be described in detail below with reference to the attached drawings so that those skilled in the art to which the present disclosure pertains can easily implement the same. The present disclosure may be embodied in many different forms and is not limited to the embodiments described herein.
In the description of the present disclosure, references to the terms "one embodiment," "some embodiments," "examples," "particular examples," or "some examples," etc., mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present disclosure. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, various embodiments or examples, as well as features of various embodiments or examples, presented in this disclosure may be combined and combined by those skilled in the art without contradiction.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include at least one such feature. In the representations of the present disclosure, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
Although not differently defined, including technical and scientific terms used herein, all terms have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. The term append defined in commonly used dictionaries is interpreted as having a meaning that is consistent with the meaning of the relevant technical literature and the currently prompted message, and is not excessively interpreted as an ideal or very formulaic meaning, so long as no definition is made.
In the related art, for a video transmission scheme, one is a network cable scheme employing twisted pair wires. The second is to use the finished solution hdaset or sdvoe, which is reliable in transmission.
At present, no matter what video transmission scheme is adopted, a video source cannot sense the signal quality of a rear-stage transmission channel in advance, and even if part of the video source is provided with pre-emphasis and de-emphasis processing on the video source, the video receiving end used by the rear stage needs to be additionally adapted and developed, but for the video receiving end, the video source is used as a front end, and the pre-emphasis and the de-emphasis are not necessarily suitable for the video receiving end used as the rear end, so that the compatibility problem between the video source and receiving end equipment cannot be solved.
In the related art, it is found that during the video transmission, the video source signal is subject to multipath interference (multipath) and shadow effect (shadow effect) caused by the blockage of a shadow in a path during the front-end transmission before the video transmission device is filtered, so that signal attenuation distortion, such as attenuation of a high-frequency signal, occurs. This is one reason for poor compatibility of the video source with the video sink.
The embodiment of the disclosure provides a video transmission device and a video transmission method, which are used for realizing the optimization of the compatibility of video source input by adjusting equalizer values in the video transmission device.
Fig. 1 shows a schematic structural diagram of a video transmission device according to an embodiment of the disclosure, and as shown in fig. 1, the video transmission device may include:
a video input module 110 configured to access a video source;
the video self-adjusting module 120 is connected to the video input module 110, and is configured to receive the video source signal from the video input module, filter the video source signal with a current Equalizer (EQ) value and obtain a video quality value of the filtered video source signal, and adjust the current Equalizer value in response to the Equalizer value adjusting signal and take the adjusted Equalizer value as the current Equalizer value;
the main control module 130 is connected to the video self-adjusting module 120, and is configured to receive the video quality value from the video self-adjusting module 120, and send an equalizer value adjustment signal to the video self-adjusting module 120 until the video quality value reaches a preset value if the video quality value does not reach the preset value.
The embodiment filters the attenuated video source signal by utilizing the equalizer value, eliminates possible signal noise and compensates signal distortion so as to improve the quality of the video source signal. The equalizer value is continuously adjusted, and the equalizer value after each adjustment is utilized to filter the current video source signal, namely gain compensation is performed until the video quality value of the filtered video source signal reaches a preset value, and the filtered video source signal with the video quality value reaching the preset value is used as a target video source signal to be transmitted backwards; the current equalizer value with the video quality value reaching the preset value can be better compatible with the video source, the attenuation distortion of the video source signal can be better compensated by using the current equalizer value, and the situations that noise points and flash screens even no picture appear in the target video source signal which is transmitted backwards due to the signal quality difference of the video source and the cable are avoided.
In an application scenario, the video source may be a high definition multimedia interface (High Definition Multimedia Interface, HDMI) video source, and the present embodiment may be used for optimization of HDMI video source compatibility.
In an embodiment of the present disclosure, the video input module 110 may include an HDMI port, at which a video source is inserted to access the video source, and receive a video source signal through the HDMI port.
In one embodiment of the present disclosure, as shown in connection with fig. 2, the video self-adjusting module 120 includes four interfaces, respectively:
a first interface 12a, connected to the video input module 110 (refer to fig. 1), configured to access a video source signal;
a second interface 12b configured to transmit a target video source signal having a video quality value reaching a preset value; the target video source signal is a filtered video source signal with a video quality value reaching a preset value.
A third interface 12c, connected to the main control module 130 (refer to fig. 1), configured to receive the equalizer value adjustment signal from the main control module 130;
the fourth interface 12d, connected to the main control module 130, is configured to send a video quality value to the main control module 130.
In this embodiment, the video self-adjusting module 120 and the main control module 130 interact through the third interface 12c and the fourth interface 12d to form a closed loop system, and the accessed video source signal can be automatically adjusted without manual intervention.
In one embodiment of the present disclosure, the video self-adjusting module 120 includes:
a shift register 121;
in this case, the video self-adjusting module 120 is specifically configured to:
the shift register 121 receives the equalizer value adjustment signal CLK and the target digital value DATAIN from the main control module 130 through the third interface 12C, shifts the current register value in response to the equalizer value adjustment signal CLK to obtain a current shift register value, and assigns a first digit of the current shift register value according to the target digital value DATAIN to obtain an updated register value x, and takes the updated register value x as the current register value;
the configuration module 122 is connected to the shift register 121, and is configured to receive the updated register value x, and adapt the current equalizer value according to the updated register value x.
The shift register 121 is a sequential logic circuit, which includes a plurality of digits, and the final register value is composed of the digital values of the plurality of digits. The shift register 121 performs a digital shift triggered by the equalizer value adjustment signal and reassigns the shifted first digit according to the target digit value DATAIN to obtain an updated register value, which is then stored as the current register value.
In this embodiment, a mapping relationship between the register value and the equalizer value is also constructed in advance, and when the updated register value is received, the equalizer value corresponding to the updated register value is obtained according to the mapping relationship and is set as the current equalizer value.
In a corresponding embodiment, the shift register 121 is formed by combining a plurality of flip-flops, such as the four flip-flops a, b, c and d shown in fig. 2, which are connected in such a way that the output of one flip-flop can be used as the input of another flip-flop, and each flip-flop represents one digit and stores one digit value at a time, so that the amount of data (the number of digits) that the shift register can store is proportional to the number of flip-flops.
The shift register 121 of the present embodiment includes four flip-flops a, b, c, and d, so that a four-digit register scheme can be provided, and a total of 16 register schemes can be realized by outputting a 4-bit number after each configuration.
In the corresponding embodiments of the present disclosure, the number of the flip-flops may be adjusted as needed, not limited to the present embodiment.
In conjunction with the shift register 121, in the embodiment of the present disclosure, the main control module 130 (refer to fig. 1) is specifically configured to:
in case that the video quality value does not reach the preset value, the target digital value DATAIN is extracted according to the preset polling control logic and the equalizer value adjustment signal CLK is generated, and the target digital value DATAIN and the equalizer value adjustment signal CLK are transmitted to the shift register 121. Specifically, the target digital value DATAIN and the equalizer value adjustment signal CLK may be transmitted to the shift register 121 through the third interface 12 c.
Specifically, as shown in fig. 2, CLK is transmitted to four flip-flops a, b, c, d to trigger the four flip-flops a, b, c, d to shift, and DATAIN is transmitted to the first flip-flop a to self-update the digital value after shifting.
According to the embodiment, the preset polling control logic is set in advance, so that sequential polling update of the register value can be realized, and finally polling adjustment of the EQ is realized.
Specifically, preset polling control logic of the following embodiment is provided, as shown in the following table one:
list one
For example, in the first round, the current register value (i.e. the current state of X [3:0 ]) of the shift register is 0000, when DATAIN is 1 and clk is 1, the updated register value (X [3:0] sub-state) after shifting and the first digit assignment is 1000, when the updated register value 1000 is the current register value;
the second and subsequent rounds, the previous round of updating the register value is used as the current register value, and the shifting and the first digit assignment step after shifting are repeatedly executed, which is not described herein again, please refer to the table one above.
The tables together serve as examples, and in the respective embodiments, the parameters of the polling control logic may be adjusted as desired, without limitation.
In the embodiment of the disclosure, the configuration module 122 is formed in the resistor network, is connected to the shift register 121 through the resistor network, and is configured to receive the updated register values, reconfigure the current level of the corresponding resistor in response to each digital value in the updated register values, and control the adjustment of the current equalizer value according to the configured level signal.
The resistor network is obtained by connecting a plurality of resistors in series or in parallel, and in the application, when one resistor receives a high level, the resistor outputs a high level, and when the resistor receives a low level, the resistor outputs a low level. The updated register value output by the shift register 121 comprises a plurality of digital values, each digital value being either 0 or 1, 0 representing a low level and 1 representing a high level for the corresponding resistor. In this way, the level configuration of each resistor in the resistor network can be performed by updating the register value, and the current equalizer value can be further controlled to be adjusted.
In this embodiment, the video self-adjusting module 120 adjusts the current equalizer value through a hardware device composed of a shift register 121 and a resistor network.
In further embodiments of the present disclosure, the configuration module 122 may be formed in a computer program and configured to obtain, by running the computer program, a mapping relationship between a register value and an equalizer value from a cache data table, obtain an updated equalizer value corresponding to the updated register value according to the mapping relationship, and adjust the current equalizer value based on the updated equalizer value.
In one embodiment, the configuration module is located in the buffer driver, the range of register values output by the shift register 121 is 0000 to 1111, and the total of 16 valid states are 16 bits, and the valid states can find equalizer values corresponding to each other in the buffer driver data table, so that the EQ values corresponding to the video source are output after the valid states are obtained. Thus, the HDMI video source can be quickly recorded and identified when other different buffer driver veneers are applied. For example, if the EQ value is 9db after the video source a is currently identified and transmitted to the video transmission device through the cable, the video source can be quickly calibrated after replacing the other type of buffer as long as the EQ value is guaranteed to be still about 9 db.
In the disclosed embodiments, automatic adjustment of equalizer values may also be implemented by a computer program. At this time, a shift register may not be set, communication connection is established between the main control module and the video self-adjustment module, the video self-adjustment module receives an equalizer value adjustment signal from the main control module, and adjusts the current equalizer value by running a computer program.
As shown in fig. 2, the video self-adjusting module 120 of the embodiment of the present disclosure further includes:
the feedback module 123 is connected to the configuration module 122, and is configured to receive the current equalizer value k from the configuration module 122, read the video quality value y of the filtered video source signal according to the k value, and feed back the video quality value y to the main control module 130 (as shown in fig. 1) through the fourth interface 12 d.
In this embodiment, the feedback module 123 may be implemented by a computer program.
In the embodiment of the present disclosure, the video self-adjusting module 120 is formed at a signal Repeater (Repeater IC) to promote the feasibility of the embodiment scheme.
In the embodiment of the present disclosure, the main control module 130 is formed at the micro control unit MCU (Microcontroller Unit). MCU refers to a complete computer system integrated on a single chip. The MCU can integrate most of the functions on a small chip with most of the components required for a complete computer. The MCU of this embodiment is specifically configured to compare a video quality value with a preset value to determine whether the video quality value reaches the preset value, if so, whether the video quality value falls within a specific preset value range, and generate and transmit an equalizer value adjustment signal CLK.
In a specific application scenario of the present disclosure, in a case where video sources are random, the first interface 12a as an HDMI input terminal inserts the video source, and receives an HDMI signal. The signal Repeater IC is controlled by the MCU through I2C, which controls the Repeater IC to configure an initial equalizer value EQ. The Repeater IC sends the RX-ERR signal quality register value (corresponding to the video quality value of this embodiment) of the filtered video source signal to the MCU through the register after detecting the video source, the MCU determines whether it falls within a preset value range after receiving the RX-ERR value, if not, the MCU configures the poll accumulation and adds 1, controls the Repeater IC to adjust the EQ value, after the EQ value is adjusted, the Repeater IC feeds back to the MCU based on the adjusted RX-ERR signal quality register value of the EQ value, and the MCU detects the RX-ERR signal quality register value again until it falls within the preset value range. The process is interacted with the Repeater IC through the MCU, manual operation is not needed, and automatic adjustment is realized.
Referring to fig. 3, a video transmission apparatus provided by a further embodiment of the present disclosure may include:
the video acquisition module 310 is connected with the video self-adjustment module 320, and is configured to receive a target video source signal with a video quality value reaching a preset value from the video self-adjustment module 320 and convert the target video source signal into two paths of video source code streams;
the video processing module 330 is connected to the video acquisition module 310, and is configured to perform compression encoding on one path of video source code stream to obtain an encoded stream, and perform packet transmission on the encoded stream and the other path of video source code stream.
In this embodiment, the video source code stream is essentially video source data, and compared with the coded stream being a bare code stream, the transmission of the video source signal is not a single coding format, but the two types of the bare code stream and the coded stream are fused, so that the video source code stream has higher practicability and higher fault tolerance rate of application scenes.
As shown in fig. 4, the video acquisition module 310 includes a repeater 311 and a first decoder 312 and a second decoder 313 connected to an output terminal of the repeater 311; the video acquisition module 310 is specifically configured to:
the target video source signal is transmitted to the first decoder 312 and the second decoder 313 in two paths through the repeater 311;
the target video source signal is decoded by the first decoder 312 and the second decoder 313, respectively, and two video source code streams are correspondingly obtained.
Fig. 4 provides a specific implementation of video acquisition module 310. In one application scenario, the first Decoder 312 and the second Decoder 313 are respectively HDMI-decoders for decoding HDMI video source signals.
Optionally, the video processing module 330 includes a Field programmable gate array (Field-programmable gate array, FPGA) 331 and a video encoder 332;
the video processing module 330 is specifically configured to:
compression encoding one of the video source code streams by a video encoder 332 to obtain an encoded stream, and transmitting the encoded stream to a programmable logic gate array 331;
and receiving the other path of video source code stream to the programmable logic gate array 331, and packaging and transmitting the coded stream and the other path of video source code stream through the programmable logic gate array 331.
Fig. 4 provides a specific implementation of the video processing module 330.
In one embodiment, two paths of video source code stream VP signals from the video set module 310, one path reaching the FPGA 331 and the other path reaching the video encoder 332, are transmitted to the FPGA 331 after the video encoder 332 compresses the video source code stream into h.265 or other formats, and at this time, the FPGA 331 packages the video source code stream and the compressed encoded stream together for downward transmission.
In the embodiment of the present disclosure, the programmable logic gate array 331 is specifically configured as follows:
and converting the parallel port of the other path of video source code stream into a Serdes serial port, packaging the coded stream and the other path of video source code stream, and transmitting the packaged coded stream and the other path of video source code stream to the optical module through the Serdes serial port.
The embodiment provides a specific implementation manner of the FPGA 331, where the VP interface is configured to receive another path of video source code stream, where the other path of video source code stream and the encoded stream are packaged in a Serdes serial port, and transmitted in a Serdes form, and finally transmitted in an sfp+ optical form at a high speed and a long distance through the optical module. In this case, the opposite terminal can parse out the encoded stream and the video source code stream in the form of the protocol package and then process the encoded stream and the video source code stream.
Referring to the above embodiments, referring to fig. 3, the video transmission device accesses a video source required by the video input module, and the rear video output module is connected to the sfp+ optical module. After power-on, the video self-adjusting module 320 is configured with a relatively reasonable compatible equalization value by default, after receiving the video quality value detected by the video self-adjusting module 320, the main control module 340 starts to poll the EQ value configuration mode, the video self-adjusting module 320 feeds back the video quality value to the main control module 340 at the same time, the main control module 340 determines to adjust the EQ value or store the current EQ value according to the feedback value, the target video source signal after reaching the optimal parameter state is output to the video acquisition module 310, after acquisition, the target video source signal is processed by the video processing module 330 in a double-code stream mode, and finally the double-code stream video source signal is packaged and sent out by the video output module 350.
In the embodiment of the disclosure, the video transmission device can receive and process HDMI video sources from different sources, and has better video source compatibility. In addition, the device supports the simultaneous output of the 'naked data' code stream (corresponding to the video source code stream) and the 'compressed data' code stream (corresponding to the encoding stream), does not need to be switched, is transmitted to the rear end through an SFP+ optical medium, and has better advantages in terms of transmission distance, security monitoring split wiring, product application fault tolerance and price.
Fig. 5 shows a flowchart of a video transmission method according to an embodiment of the present disclosure, as shown in fig. 5, the method includes, but is not limited to, the following steps:
step 510, receiving a video source signal;
step 520, filtering the video source signal by using the current equalizer value and obtaining a video quality value of the filtered video source signal;
step 530, under the condition that the video quality value does not reach the preset value, adjusting the current equalizer adjustment signal, and taking the adjusted equalizer value as the current equalizer value until the video quality value reaches the preset value;
step 540: and transmitting the target video source signal with the video quality value reaching the preset value backwards.
According to the video transmission method, the equalizer value is continuously adjusted, the equalizer value after each adjustment is utilized to filter the current video source signal, namely gain compensation is performed until the signal quality value of the filtered video source signal reaches a preset value, the filtered video source signal with the video quality value reaching the preset value is taken as a target video source signal, the current equalizer value corresponding to the video quality value reaching the preset value is taken as a target equalizer value, the target equalizer value can be better compatible with a video source, attenuation distortion of the video source signal can be better compensated by using the target equalizer value, and the situation that noise points and a flash screen even do not appear in the target video source signal which is transmitted backwards due to the signal quality difference of the video source and a cable is avoided.
In one embodiment, the video transmission method further includes: and converting the target video source signal into two paths of video source code streams, performing compression coding on one path of video source code stream to obtain a coded stream, and packaging the coded stream and the other path of video source code stream and outputting the packaged coded stream and the other path of video source code stream.
According to the video transmission method, after the video source signals are converted into two paths of video source code streams, one path of video source code stream is compressed, the other path of video source code stream is packaged together and then output, two-path transmission of the video source signals is achieved, the 'naked data code stream' and the 'compressed data code stream' are compatible, and the scene fault tolerance rate is higher.
The subject of execution of the method may be a video transmission system, which may be implemented by a computer program. In addition, the implementation of the video transmission system may refer to the video transmission device shown in fig. 1 to 4, which is not limited herein.
The above embodiments are merely illustrative of the principles of the present disclosure and its efficacy, and are not intended to limit the disclosure. Modifications and variations may be made to the above-described embodiments by those of ordinary skill in the art without departing from the spirit and scope of the present disclosure. Accordingly, it is intended that all equivalent modifications and variations which a person having ordinary skill in the art would accomplish without departing from the spirit and technical spirit of the present disclosure be covered by the claims of the present disclosure.

Claims (10)

1. A video transmission apparatus, comprising:
the video input module is set to be connected with a video source;
the video self-adjusting module is connected with the video input module and is used for receiving a video source signal from the video input module, filtering the video source signal by utilizing a current equalizer value to obtain a video quality value of the filtered video source signal, and adjusting the current equalizer value in response to an equalizer value adjusting signal and taking the adjusted equalizer value as the current equalizer value;
the main control module is connected with the video self-adjusting module and is used for receiving the video quality value from the video self-adjusting module and sending the equalizer value adjusting signal to the video self-adjusting module until the video quality value reaches a preset value under the condition that the video quality value does not reach the preset value.
2. The video transmission device of claim 1, wherein the video self-adjusting module comprises;
the shift register is connected with the main control module and is used for receiving the equalizer value adjusting signal and the target digital value from the main control module, shifting the current register value in response to the equalizer value adjusting signal to obtain a current shift register value, assigning the first digital value of the current shift register value according to the target digital value to obtain an updated register value, and taking the updated register value as the current register value;
and the configuration module is connected with the shift register, is set to receive the updated register value, and performs adaptation adjustment on the current equalizer value according to the updated register value.
3. The video transmission device according to claim 2, wherein the configuration module is formed in a resistor network, connected to the shift register through the resistor network, configured to receive the updated register values, and to reconfigure a current level of a corresponding resistor in response to each digital value in the updated register values, and to control adjustment of the current equalizer value according to the configured level signal.
4. The video transmission device according to claim 2, wherein the configuration module is formed in a computer program, and is configured to obtain a mapping relationship between a register value and an equalizer value from a cache data table by running the computer program, obtain an updated equalizer value corresponding to the updated register value according to the mapping relationship, and adjust the current equalizer value based on the updated equalizer value.
5. The video transmission device according to claim 2, wherein the main control module is specifically configured to:
and under the condition that the video quality value does not reach a preset value, extracting the target digital value according to a preset polling control logic, and sending the target digital value and the equalizer value adjusting signal to the shift register.
6. The video transmission device according to claim 1, characterized in that the video transmission device further comprises:
the video acquisition module is connected with the video self-adjustment module and is used for receiving a target video source signal with the video quality value reaching a preset value from the video self-adjustment module and converting the target video source signal into two paths of video source code streams;
the video processing module is connected with the video acquisition module and is used for carrying out compression coding on one path of video source code stream to obtain a coded stream, and packaging and transmitting the coded stream and the other path of video source code stream.
7. The video transmission device of claim 6, wherein the video acquisition module comprises a repeater and a first decoder and a second decoder connected to an output of the repeater; the video acquisition module is specifically configured to:
transmitting the target video source signal to the first decoder and the second decoder in two paths through the repeater;
and decoding the target video source signal through the first decoder and the second decoder respectively, and correspondingly obtaining the two paths of video source code streams.
8. The video transmission device according to claim 6, wherein the video processing module is specifically configured to:
and converting the parallel port of the video source code stream of the other path into a Serdes serial port, packaging the coded stream and the video source code stream of the other path, and sending the packaged coded stream and the packaged video source code stream of the other path to an optical module through the Serdes serial port.
9. A video transmission method, comprising:
receiving a video source signal;
filtering the video source signal by using the current equalizer value and obtaining a video quality value of the filtered video source signal;
under the condition that the video quality value does not reach a preset value, adjusting the current equalizer value, and taking the adjusted equalizer value as the current equalizer value until the video quality value reaches the preset value;
and transmitting the target video source signal with the video quality value reaching a preset value backwards.
10. The video transmission method according to claim 9, characterized in that the method further comprises:
converting the target video source signal into two paths of video source code streams; and carrying out compression coding on one path of video source code stream to obtain a coded stream, and packaging the coded stream and the other path of video source code stream and outputting the packaged coded stream and the other path of video source code stream.
CN202310718045.1A 2023-06-16 2023-06-16 Video transmission device and method Pending CN116668604A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310718045.1A CN116668604A (en) 2023-06-16 2023-06-16 Video transmission device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310718045.1A CN116668604A (en) 2023-06-16 2023-06-16 Video transmission device and method

Publications (1)

Publication Number Publication Date
CN116668604A true CN116668604A (en) 2023-08-29

Family

ID=87718883

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310718045.1A Pending CN116668604A (en) 2023-06-16 2023-06-16 Video transmission device and method

Country Status (1)

Country Link
CN (1) CN116668604A (en)

Similar Documents

Publication Publication Date Title
KR101476878B1 (en) Method and system for look data definition and transmission over a high definition multimedia interface
JP4702876B2 (en) data communication
US20070263713A1 (en) Digital video interface
EP2605524B1 (en) Ethernet-based image transmitting/receiving system
WO2022105943A1 (en) Multi-rate bidirectional transmission system
CN112565823A (en) Method and equipment for sending and receiving high-definition video data
US7068649B2 (en) Extended bandwidth homePNA system compatible with homePNA 2.0
CN104639899A (en) High-definition SDI (Serial Digital Interface) digital video signal optical fiber transparent transmission device
CN102186073A (en) HD-SDI (High Definition-Serial Digital Interface) video signal transmission system and method in high-speed dome camera
CN110753230A (en) Video streaming system and method
CN105828014B (en) A kind of audio/video transmission method and device
US8155179B2 (en) Adaptive cable equalizer
JP2007194706A (en) Wireless communication system
CN116668604A (en) Video transmission device and method
US20190141336A1 (en) Chip and digital video signal transmission system
US7728625B1 (en) Serial interface for programmable logic devices
CN103237253B (en) Compatible multiple audio-video signal interface also has the DVB-S Set Top Box of standby mode
US7519078B2 (en) Automated ethernet configuration of CATV network
KR101783992B1 (en) Digital image transmitting/receiving system based on ethernet
CN102215173B (en) Ethernet service transmitting and receiving method and device capable of dynamically configuring bandwidth
CN112865886B (en) Method for realizing FC communication rate detection based on FPGA
CN213547715U (en) High-definition video data sending device, receiving device and transmission system
CN114710639B (en) Video signal conversion system, method and device
KR101292782B1 (en) Transmission apparatus for compositing signal included of hdmi signal and usb signal and method therefor
CN111565291A (en) Multi-base-station image transmission method for unmanned aerial vehicle

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20231019

Address after: No.131 Jinshan Road, Jiangsu Province

Applicant after: SUZHOU KEYUAN SOFTWARE TECHNOLOGY DEVELOPMENT Co.,Ltd.

Applicant after: SUZHOU KEDA SPECIAL VIDEO Co.,Ltd.

Address before: No.131 Jinshan Road, Jiangsu Province

Applicant before: SUZHOU KEYUAN SOFTWARE TECHNOLOGY DEVELOPMENT Co.,Ltd.