CN116306407B - Verification method, device, equipment and storage medium of Network On Chip (NOC) - Google Patents

Verification method, device, equipment and storage medium of Network On Chip (NOC) Download PDF

Info

Publication number
CN116306407B
CN116306407B CN202310565630.2A CN202310565630A CN116306407B CN 116306407 B CN116306407 B CN 116306407B CN 202310565630 A CN202310565630 A CN 202310565630A CN 116306407 B CN116306407 B CN 116306407B
Authority
CN
China
Prior art keywords
noc
interface
channel data
data
interface agent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202310565630.2A
Other languages
Chinese (zh)
Other versions
CN116306407A (en
Inventor
崔昭华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taichu Wuxi Electronic Technology Co ltd
Original Assignee
Taichu Wuxi Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taichu Wuxi Electronic Technology Co ltd filed Critical Taichu Wuxi Electronic Technology Co ltd
Priority to CN202310565630.2A priority Critical patent/CN116306407B/en
Publication of CN116306407A publication Critical patent/CN116306407A/en
Application granted granted Critical
Publication of CN116306407B publication Critical patent/CN116306407B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/32Circuit design at the digital level
    • G06F30/33Design verification, e.g. functional simulation or model checking
    • G06F30/3308Design verification, e.g. functional simulation or model checking using simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00Details relating to the type of the circuit
    • G06F2115/02System on chip [SoC] design
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

The invention discloses a verification method, device, equipment and storage medium of a Network On Chip (NOC). The method comprises the steps of obtaining channel data of a designated interface in the NOC through an interface agent, and sending the channel data to a data forwarding component; the method comprises the steps of obtaining a target address in channel data through a data forwarding component, and forwarding the channel data to a target interface agent matched with the target address; and closing the designated interface agent corresponding to the designated node which does not participate in transmission access in the NOC through the static configuration component, and performing null processing on the designated node and the designated interface agent. The interface agent sends channel data of the designated interface in the NOC to the data forwarding component, the data forwarding component forwards the channel data to the target interface agent so as to realize the verification of the NOC, and the designated interface agent which does not participate in transmission access is closed and made empty through the static configuration component, so that resources occupied in the NOC verification process are saved, and the NOC verification efficiency is improved.

Description

Verification method, device, equipment and storage medium of Network On Chip (NOC)
Technical Field
The present invention relates to the field of chip technologies, and in particular, to a method, an apparatus, a device, and a storage medium for verifying a network on chip NOC.
Background
A Network On Chip (NOC) is formed of a number of Network nodes, for example, an 8 x 8 mesh structure is used for the NOC used in a Chip, where the nodes have a plurality of aximaster and axislave, and each node includes a router, one external and the other internal.
However, with respect to the NOC with a huge size, the NOC is usually verified in a verification environment that occupies a large amount of resources, and the resource utilization rate is usually low and the verification efficiency is also low when the NOC is verified.
Disclosure of Invention
The invention provides a method, a device, equipment and a storage medium for verifying network-on-chip NOCs (network-on-chip) so as to realize verification of the network-on-chip NOCs.
According to a first aspect of the present invention, there is provided a method of validating a network on chip NOC, for use in a NOC validation environment, the NOC validation environment comprising a data forwarding component, a static configuration component, and a plurality of interface agents connected to the data forwarding component, comprising:
obtaining channel data of a designated interface in the NOC through the interface agent, and sending the channel data to the data forwarding component, wherein the designated interface is connected with a node in the NOC;
acquiring a target address in the channel data through the data forwarding component, and forwarding the channel data to a target interface agent matched with the target address;
and closing a designated interface agent corresponding to a designated node which does not participate in transmission access in the NOC through the static configuration component, and performing null processing on the designated node and the designated interface agent.
According to another aspect of the present invention, there is provided an authentication apparatus of a network on chip NOC, comprising: the channel data acquisition module is used for acquiring channel data of a designated interface in the NOC through an interface agent and sending the channel data to the data forwarding component, wherein the designated interface is connected with a node in the NOC;
the channel data forwarding module is used for acquiring a target address in the channel data through the data forwarding component and forwarding the channel data to a target interface agent matched with the target address;
and the interface agent idle processing module is used for closing the designated interface agent corresponding to the designated node which does not participate in transmission access in the NOC through the static configuration component, and performing idle processing on the designated node and the designated interface agent.
According to another aspect of the present invention, there is provided an electronic apparatus including:
at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores a computer program executable by the at least one processor to enable the at least one processor to perform the method according to any one of the embodiments of the present invention.
According to another aspect of the invention, there is provided a computer readable storage medium storing computer instructions for causing a processor to perform the method according to any of the embodiments of the invention.
According to the technical scheme of the embodiment of the invention, the interface agent sends the channel data of the designated interface in the NOC to the data forwarding component, and the data forwarding component forwards the channel data to the target interface agent so as to realize the verification of the NOC, and the designated interface agent which does not participate in transmission access is closed and made empty through the static configuration component, so that resources occupied in the NOC verification process are saved, and the NOC verification efficiency is improved.
It should be understood that the description in this section is not intended to identify key or critical features of the embodiments of the invention or to delineate the scope of the invention. Other features of the present invention will become apparent from the description that follows.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a flowchart of a method for verifying a network on chip NOC according to a first embodiment of the present invention.
FIG. 2 is a schematic diagram of a NOC verification environment provided in accordance with a first embodiment of the present invention.
Fig. 3 is a flowchart of a verification method of a network on chip NOC according to a second embodiment of the present invention.
Fig. 4 is a schematic structural diagram of an authentication device of a network on chip NOC according to a third embodiment of the present invention.
Fig. 5 is a schematic structural diagram of an electronic device according to a fourth embodiment of the present invention.
Detailed Description
In order that those skilled in the art will better understand the present invention, a technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in which it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the present invention without making any inventive effort, shall fall within the scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and the claims of the present invention and the above figures are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged where appropriate such that the embodiments of the invention described herein may be implemented in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
Example 1
Fig. 1 is a flowchart of a method for verifying a network on chip NOC according to an embodiment of the present invention, where the method may be performed by a device for verifying a network on chip NOC, and the device may be implemented in hardware and/or software. As shown in fig. 1, the method includes:
step S101, channel data of a designated interface in the NOC are obtained through the interface agent, and the channel data are sent to the data forwarding component.
Specifically, as shown in fig. 2, a schematic diagram of a NOC verification environment provided in this embodiment includes a data forwarding component Refmodel, a static configuration component glb_sel_cfg, and a plurality of interface agents connected to the data forwarding component. The interface agent comprises a node interface agent and a cross interface agent, the node interface agent comprises three Master IP cores Master VIP and one Slave IP core Slave VIP, and the cross interface agent comprises two Slave IP cores Slave VIP. The Master IP core Master VIP is connected with the Master interface NIU-M of the NOC, the Slave IP core Slave VIP is connected with the Slave interface NIU-S of the NOC, each appointed interface is connected with a node in the NOC, and the node in the NOC can be a Slave node or a Mster node. The agents in this embodiment are all nodes corresponding to each other in the NOC network, and the nodes corresponding to the agents are not limited in this embodiment. In addition, in the excitation application mode of the verification environment in this embodiment, the Master VIP of each agent applies test sequence sequences of various transmission types to initiate transmission to each Slave node, and the VIP of each Slave node replies with various responses.
Optionally, the interface agent further includes a monitoring component that obtains channel data of a specified interface in the NOC through the interface agent, including: acquiring control data channel data and response channel data in a main interface through a monitoring component; control data channel data and response channel data in the slave interface are acquired through the monitoring component, wherein the control data channel data comprises write address channel data, read address channel data and write data channel, and the response channel data comprises write response channel data and read data channel data.
The system comprises an interface agent, a monitoring component Monitor, a control data channel and a response channel, wherein the monitoring component Monitor is also included in each interface agent, and the transmission of an AXI port detected by the Monitor of an AXI Master/Slave of NIU-M and NIU-S is used as a source for verifying environment data comparison, and is divided into two types of control data channels and response channels for signal detection and data comparison. In the signal detection, the control data channel data and the response channel data in the master interface NIU-M are acquired by the monitoring component in the embodiment, and the control data channel data and the response channel data in the slave interface NIU-S are also acquired by the monitoring component. Wherein, the control and data channels refer to a write address channel AW, a read address channel AR and a write address channel WDATA of an AXI protocol; the response channels refer to the write response channel B and the read data channel R of the AXI protocol. And each interface agent, after acquiring channel data in the master interface NIU-M or the slave interface NIU-S, sends the channel data to the data forwarding component Refmodel.
Optionally, before sending the channel data to the data forwarding component, the method further includes: comparing the control data channel data in the master interface and the slave interface through the monitoring component; the response channel data in the master interface and the slave interface are compared by the monitoring component.
In one specific implementation, the monitor component Monier also performs data comparison on the channel data before sending the channel data to the forwarding component, and one direction of data comparison is a control data channel, and the other direction is a response channel. For example, for the control data channel direction, the Monitor collects the control data channel data of the interface NIU-M in the NOC, and compares the signal collected by the interface NIU-M with the signal collected by the interface NIU-S. In addition, aiming at the response channel direction, the Monitor collects the response channel data of the NIU-S interface, collects the response channel data of the NIU-M interface in the NOC, and compares the signal collected by the NIU-M interface with the signal collected by the NIU-S interface.
Step S102, the data forwarding component obtains the target address in the channel data and forwards the channel data to the target interface agent matched with the target address.
Optionally, the data forwarding component includes a switching unit, forwards the channel data to a target interface agent matched with the target address, including: the target slave node in the NOC is obtained through the switching unit according to the mapping of the target address; determining an interface agent matched with the target slave node, taking the matched interface agent as a target interface agent, and forwarding channel data to the target interface agent.
In this embodiment, the NOC network performs data routing transmission, and the same data transmission process is also required in the verification environment of the NOC. The two are the same principle, but are not identical where the NOC is designed to send and receive Master and Slave nodes, while the verification environment is to perform the same tasks in the data forwarding component Refmodel, but the sender and receiver become the interface agent. The core function of the Refmodel is to design a switch unit, route the target address range to the target slave according to the need of following in the verification environment, and send the monitor data to the corresponding agent according to the route target. That is, after the target address in the channel data is obtained, the target slave node is obtained through address mapping, and as the nodes in the NOC all have corresponding agents in the verification environment, the target agents matched with the target slave node can be obtained, and the data is forwarded to the target agents through the switch, so that the consistency of the verification environment and the data transmission process in the NOC is ensured.
And step S103, closing the designated interface agent corresponding to the designated node which does not participate in transmission access in the NOC through the static configuration component, and performing null processing on the designated node and the designated interface agent.
Specifically, the static configuration component in this embodiment has a function of selecting the positions of the master node master and the slave node slave that need to be used in the test case simulation, and configuring the position coordinates as global parameters in each level of the verification environment. And determining whether to open the node interface agent in the verification environment according to the selection configuration, and closing the designated interface agent corresponding to the designated node for the nodes which are not in the source and destination of the access, namely the designated nodes which are not involved in the transmission access in the NOC.
Optionally, the designated node includes an external router and an internal router, and the processing of the designated node and the designated interface agent to make a null includes: making the internal router in the appointed node empty; the designated interface agent is excluded from the NOC verification environment.
It should be noted that, due to the huge NOC network scale, the consumption of the simulation resources and time for the entire design scale will be very large, and in order to flexibly optimize the scene requirements of various test cases, the design and verification environments need to be flexibly adapted to do the blank processing. For NOCs, the node is designated not to participate in the transmission access, its internal router is left empty, while the external router of that node is reserved. The node_agen corresponding to the designated node is excluded from the verification environment. After each unnecessary node is emptied through the operation, the corresponding following resources in the verification environment can be saved, firstly, the instantiation of the unused node agent can be removed, and secondly, the signal connection between the IP core in the agent and the design NOC can be removed. Therefore, only the transmission node in the verification environment needs to be hung with the corresponding agent through the emptying processing, if the transmitted scene only needs few nodes, the resource cost of the verification environment can be greatly reduced, and the simulation efficiency is improved.
The embodiment of the invention sends the channel data of the designated interface in the NOC to the data forwarding component through the interface agent, and the data forwarding component forwards the channel data to the corresponding target interface agent so as to realize the verification of the NOC, and the designated interface agent which does not participate in transmission access is closed and idle through the static configuration component, so that the resources occupied in the NOC verification process are saved, and the NOC verification efficiency is improved.
Example two
Fig. 3 is a flowchart of a network on chip NOC verification method according to a second embodiment of the present invention, where the method further includes detecting an interface agent in a NOC verification environment after performing a null processing on a designated node and the designated interface agent based on the above embodiment.
Step S201, channel data of a designated interface in the NOC is obtained through the interface agent, and the channel data is sent to the data forwarding component.
Optionally, the interface agent further includes a monitoring component that obtains channel data of a specified interface in the NOC through the interface agent, including: acquiring control data channel data and response channel data in a main interface through a monitoring component; control data channel data and response channel data in the slave interface are acquired through the monitoring component, wherein the control data channel data comprises write address channel data, read address channel data and write data channel, and the response channel data comprises write response channel data and read data channel data.
Optionally, before sending the channel data to the data forwarding component, the method further includes: comparing the control data channel data in the master interface and the slave interface through the monitoring component; the response channel data in the master interface and the slave interface are compared by the monitoring component.
Step S202, the data forwarding component obtains the target address in the channel data and forwards the channel data to the target interface agent matched with the target address.
Optionally, the data forwarding component includes a switching unit, forwards the channel data to a target interface agent matched with the target address, including: the target slave node in the NOC is obtained through the switching unit according to the mapping of the target address; determining an interface agent matched with the target slave node, taking the matched interface agent as a target interface agent, and forwarding channel data to the target interface agent.
And step S203, closing the designated interface agent corresponding to the designated node which does not participate in transmission access in the NOC through the static configuration component, and performing null processing on the designated node and the designated interface agent.
Optionally, the designated node includes an external router and an internal router, and the processing of the designated node and the designated interface agent to make a null includes: making the internal router in the appointed node empty; the designated interface agent is excluded from the NOC verification environment.
Step S204, detecting an interface agent in the NOC verification environment.
Specifically, when the designated interface agent performs the idle processing, the designated interface needs to be excluded from the verification environment, and since the original number of the interface agents in the verification environment is known, the agents in the NOC verification environment are detected after the idle processing is performed, so as to see whether the current agents are the same with respect to the original number. If the operation is not the same, the operation is indicated to be effectively executed, and if the operation is the same, the operation is indicated to be not effectively executed. And prompt information is sent to the user under the condition that the idle processing operation is not effectively executed, so that the user can know the specific flow of the verification process in time, and the invalid processing operation is correspondingly adjusted.
The embodiment of the invention sends the channel data of the designated interface in the NOC to the data forwarding component through the interface agent, and the data forwarding component forwards the channel data to the corresponding target interface agent so as to realize the verification of the NOC, and the designated interface agent which does not participate in transmission access is closed and idle through the static configuration component, so that the resources occupied in the NOC verification process are saved, and the NOC verification efficiency is improved. And under the condition that the idle processing operation is not effectively executed, prompt information is sent to the user, so that the user can know the specific flow of the verification process in time, and the invalid processing operation is correspondingly adjusted.
Example III
Fig. 4 is a schematic structural diagram of a verification device of a network on chip NOC according to a third embodiment of the present invention. As shown in fig. 4, the apparatus includes: the channel data acquisition module 310, the channel data forwarding module 320, and the interface agent idle processing module 330.
The channel data obtaining module 310 is configured to obtain channel data of a designated interface in the NOC through the interface agent, and send the channel data to the data forwarding component, where the designated interface is connected with a node in the NOC;
the channel data forwarding module 320 is configured to obtain a target address in the channel data through the data forwarding component, and forward the channel data to a target interface agent matched with the target address;
and the interface agent idle processing module 330 is configured to close, through the static configuration component, a designated interface agent corresponding to a designated node that does not participate in transmission access in the NOC, and perform idle processing on the designated node and the designated interface agent.
Optionally, the interface agent includes a node interface agent and a cross interface agent, the node interface agent includes three master IP cores and one slave IP core, and the cross interface agent includes two slave IP cores;
the master IP core is connected with the master interface of the NOC, and the slave IP core is connected with the slave interface of the NOC.
Optionally, the interface agent further includes a monitoring component, and a channel data acquisition module, configured to acquire control data channel data and response channel data in the main interface through the monitoring component;
control data channel data and response channel data in the slave interface are acquired through the monitoring component, wherein the control data channel data comprises write address channel data, read address channel data and write data channel, and the response channel data comprises write response channel data and read data channel data.
Optionally, the device further comprises a data comparison module, which is used for comparing the control data channel data in the master interface and the slave interface through the monitoring component;
the response channel data in the master interface and the slave interface are compared by the monitoring component.
Optionally, the data forwarding component includes a switching unit, and a channel data forwarding module, configured to obtain a target slave node in the NOC by using the switching unit according to mapping the target address;
determining an interface agent matched with the target slave node, taking the matched interface agent as a target interface agent, and forwarding channel data to the target interface agent.
Optionally, the designated node includes an external router and an internal router, and the interface proxy emptier is configured to empt the internal router in the designated node;
the designated interface agent is excluded from the NOC verification environment.
Optionally, the apparatus further comprises an interface agent detection module for detecting an interface agent in the NOC verification environment.
The verification device of the network on chip NOC provided by the embodiment of the invention can execute the verification method of the network on chip NOC provided by any embodiment of the invention, and has the corresponding functional modules and beneficial effects of the execution method.
Example IV
Fig. 5 shows a schematic diagram of the structure of an electronic device 10 that may be used to implement an embodiment of the invention. Electronic devices are intended to represent various forms of digital computers, such as laptops, desktops, workstations, personal digital assistants, servers, blade servers, mainframes, and other appropriate computers. Electronic equipment may also represent various forms of mobile devices, such as personal digital processing, cellular telephones, smartphones, wearable devices (e.g., helmets, glasses, watches, etc.), and other similar computing devices. The components shown herein, their connections and relationships, and their functions, are meant to be exemplary only, and are not meant to limit implementations of the inventions described and/or claimed herein.
As shown in fig. 5, the electronic device 10 includes at least one processor 11, and a memory, such as a Read Only Memory (ROM) 12, a Random Access Memory (RAM) 13, etc., communicatively connected to the at least one processor 11, in which the memory stores a computer program executable by the at least one processor, and the processor 11 may perform various appropriate actions and processes according to the computer program stored in the Read Only Memory (ROM) 12 or the computer program loaded from the storage unit 18 into the Random Access Memory (RAM) 13. In the RAM 13, various programs and data required for the operation of the electronic device 10 may also be stored. The processor 11, the ROM 12 and the RAM 13 are connected to each other via a bus 14. An input/output (I/O) interface 15 is also connected to bus 14.
Various components in the electronic device 10 are connected to the I/O interface 15, including: an input unit 16 such as a keyboard, a mouse, etc.; an output unit 17 such as various types of displays, speakers, and the like; a storage unit 18 such as a magnetic disk, an optical disk, or the like; and a communication unit 19 such as a network card, modem, wireless communication transceiver, etc. The communication unit 19 allows the electronic device 10 to exchange information/data with other devices via a computer network, such as the internet, and/or various telecommunication networks.
The processor 11 may be a variety of general and/or special purpose processing components having processing and computing capabilities. Some examples of processor 11 include, but are not limited to, a Central Processing Unit (CPU), a Graphics Processing Unit (GPU), various specialized Artificial Intelligence (AI) computing chips, various processors running machine learning model algorithms, digital Signal Processors (DSPs), and any suitable processor, controller, microcontroller, etc. The processor 11 performs the various methods and processes described above, such as the authentication method of the network on chip NOC.
In some embodiments, the method of verification of a network on chip NOC may be implemented as a computer program tangibly embodied on a computer readable storage medium, such as storage unit 18. In some embodiments, part or all of the computer program may be loaded and/or installed onto the electronic device 10 via the ROM 12 and/or the communication unit 19. When the computer program is loaded into RAM 13 and executed by processor 11, one or more steps of the method of verification of a network on chip NOC described above may be performed. Alternatively, in other embodiments, the processor 11 may be configured to perform the verification method of the network on chip NOC in any other suitable manner (e.g., by means of firmware).
Various implementations of the systems and techniques described here above may be implemented in digital electronic circuitry, integrated circuit systems, field Programmable Gate Arrays (FPGAs), application Specific Integrated Circuits (ASICs), application Specific Standard Products (ASSPs), systems On Chip (SOCs), load programmable logic devices (CPLDs), computer hardware, firmware, software, and/or combinations thereof. These various embodiments may include: implemented in one or more computer programs, the one or more computer programs may be executed and/or interpreted on a programmable system including at least one programmable processor, which may be a special purpose or general-purpose programmable processor, that may receive data and instructions from, and transmit data and instructions to, a storage system, at least one input device, and at least one output device.
A computer program for carrying out methods of the present invention may be written in any combination of one or more programming languages. These computer programs may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus, such that the computer programs, when executed by the processor, cause the functions/acts specified in the flowchart and/or block diagram block or blocks to be implemented. The computer program may execute entirely on the machine, partly on the machine, as a stand-alone software package, partly on the machine and partly on a remote machine or entirely on the remote machine or server.
In the context of the present invention, a computer-readable storage medium may be a tangible medium that can contain, or store a computer program for use by or in connection with an instruction execution system, apparatus, or device. The computer readable storage medium may include, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. Alternatively, the computer readable storage medium may be a machine readable signal medium. More specific examples of a machine-readable storage medium would include an electrical connection based on one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
To provide for interaction with a user, the systems and techniques described here can be implemented on an electronic device having: a display device (e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor) for displaying information to a user; and a keyboard and a pointing device (e.g., a mouse or a trackball) through which a user can provide input to the electronic device. Other kinds of devices may also be used to provide for interaction with a user; for example, feedback provided to the user may be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user may be received in any form, including acoustic input, speech input, or tactile input.
The systems and techniques described here can be implemented in a computing system that includes a background component (e.g., as a data server), or that includes a middleware component (e.g., an application server), or that includes a front-end component (e.g., a user computer having a graphical user interface or a web browser through which a user can interact with an implementation of the systems and techniques described here), or any combination of such background, middleware, or front-end components. The components of the system can be interconnected by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: local Area Networks (LANs), wide Area Networks (WANs), blockchain networks, and the internet.
The computing system may include clients and servers. The client and server are typically remote from each other and typically interact through a communication network. The relationship of client and server arises by virtue of computer programs running on the respective computers and having a client-server relationship to each other. The server can be a cloud server, also called a cloud computing server or a cloud host, and is a host product in a cloud computing service system, so that the defects of high management difficulty and weak service expansibility in the traditional physical hosts and VPS service are overcome.
It should be appreciated that various forms of the flows shown above may be used to reorder, add, or delete steps. For example, the steps described in the present invention may be performed in parallel, sequentially, or in a different order, so long as the desired results of the technical solution of the present invention are achieved, and the present invention is not limited herein.
The above embodiments do not limit the scope of the present invention. It will be apparent to those skilled in the art that various modifications, combinations, sub-combinations and alternatives are possible, depending on design requirements and other factors. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should be included in the scope of the present invention.

Claims (10)

1. A method of validating a network on chip NOC for use in a NOC validation environment, the NOC validation environment comprising a data forwarding component, a static configuration component, and a plurality of interface agents coupled to the data forwarding component, comprising:
obtaining channel data of a designated interface in the NOC through the interface agent, and sending the channel data to the data forwarding component, wherein the designated interface is connected with a node in the NOC;
acquiring a target address in the channel data through the data forwarding component, and forwarding the channel data to a target interface agent matched with the target address;
and closing a designated interface agent corresponding to a designated node which does not participate in transmission access in the NOC through the static configuration component, and performing null processing on the designated node and the designated interface agent, wherein the designated node is a node which does not access a source and a destination in the NOC.
2. The method of claim 1, wherein the interface agent comprises a node interface agent and a cross-interface agent, the node interface agent comprising three master IP cores and one slave IP core, the cross-interface agent comprising two slave IP cores,
wherein the master IP core is connected with a master interface of the NOC and the slave IP core is connected with a slave interface of the NOC.
3. The method of claim 2, further comprising a monitoring component in the interface agent, the obtaining, by the interface agent, channel data for a specified interface in the NOC, comprising:
acquiring control data channel data and response channel data in the main interface through the monitoring component;
and acquiring control data channel data and response channel data in the slave interface through the monitoring component, wherein the control data channel data comprises write address channel data, read address channel data and write data channel, and the response channel data comprises write response channel data and read data channel data.
4. The method of claim 3, wherein prior to said sending said channel data to said data forwarding component, further comprising:
comparing the control data channel data in the master interface and the slave interface through the monitoring component;
and comparing the response channel data in the master interface and the slave interface through the monitoring component.
5. The method according to claim 1, wherein the data forwarding component includes a switching unit therein, and the forwarding the channel data to a target interface agent matching the target address includes:
the target slave node in the NOC is obtained through the switching unit according to the mapping of the target address;
and determining an interface agent matched with the target slave node, taking the matched interface agent as the target interface agent, and forwarding the channel data to the target interface agent.
6. The method of claim 1, wherein the designated node includes an external router and an internal router, and wherein the idling the designated node and the designated interface agent comprises:
making the internal router in the appointed node empty;
the designated interface agent is excluded from the NOC verification environment.
7. The method according to any one of claims 1 to 6, further comprising, after said idling said designated node and said designated interface agent:
an interface agent in the NOC verification environment is detected.
8. A network on chip NOC verification apparatus for use in a NOC verification environment, the NOC verification environment comprising a data forwarding component, a static configuration component, and a plurality of interface agents coupled to the data forwarding component, comprising:
the channel data acquisition module is used for acquiring channel data of a designated interface in the NOC through an interface agent and sending the channel data to the data forwarding component, wherein the designated interface is connected with a node in the NOC;
the channel data forwarding module is used for acquiring a target address in the channel data through the data forwarding component and forwarding the channel data to a target interface agent matched with the target address;
and the interface agent idle processing module is used for closing the designated interface agent corresponding to the designated node which does not participate in transmission access in the NOC through the static configuration component, and performing idle processing on the designated node and the designated interface agent, wherein the designated node is a node which does not exist in an access source and a destination in the NOC.
9. An electronic device, the electronic device comprising:
at least one processor; and
a memory communicatively coupled to the at least one processor; wherein, the liquid crystal display device comprises a liquid crystal display device,
the memory stores a computer program executable by the at least one processor to enable the at least one processor to perform the method of any one of claims 1-7.
10. A computer readable storage medium storing computer instructions for causing a processor to perform the method of any one of claims 1-7.
CN202310565630.2A 2023-05-19 2023-05-19 Verification method, device, equipment and storage medium of Network On Chip (NOC) Active CN116306407B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310565630.2A CN116306407B (en) 2023-05-19 2023-05-19 Verification method, device, equipment and storage medium of Network On Chip (NOC)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310565630.2A CN116306407B (en) 2023-05-19 2023-05-19 Verification method, device, equipment and storage medium of Network On Chip (NOC)

Publications (2)

Publication Number Publication Date
CN116306407A CN116306407A (en) 2023-06-23
CN116306407B true CN116306407B (en) 2023-08-18

Family

ID=86785301

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310565630.2A Active CN116306407B (en) 2023-05-19 2023-05-19 Verification method, device, equipment and storage medium of Network On Chip (NOC)

Country Status (1)

Country Link
CN (1) CN116306407B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105207957A (en) * 2015-08-18 2015-12-30 中国电子科技集团公司第五十八研究所 On-chip network multi-core framework
CN112152932A (en) * 2020-09-11 2020-12-29 山东云海国创云计算装备产业创新中心有限公司 Network-on-chip routing control method, network-on-chip router and readable storage medium
CN115277563A (en) * 2022-06-07 2022-11-01 南京大学 On-chip network approximate control system based on offline reinforcement learning
CN115328720A (en) * 2022-10-13 2022-11-11 深圳市楠菲微电子有限公司 SoC (System on chip) verification method, device, equipment and storage medium

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210373075A1 (en) * 2021-08-11 2021-12-02 Intel Corporation Built-in self-test for network on chip fabric

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105207957A (en) * 2015-08-18 2015-12-30 中国电子科技集团公司第五十八研究所 On-chip network multi-core framework
CN112152932A (en) * 2020-09-11 2020-12-29 山东云海国创云计算装备产业创新中心有限公司 Network-on-chip routing control method, network-on-chip router and readable storage medium
CN115277563A (en) * 2022-06-07 2022-11-01 南京大学 On-chip network approximate control system based on offline reinforcement learning
CN115328720A (en) * 2022-10-13 2022-11-11 深圳市楠菲微电子有限公司 SoC (System on chip) verification method, device, equipment and storage medium

Also Published As

Publication number Publication date
CN116306407A (en) 2023-06-23

Similar Documents

Publication Publication Date Title
CN113568860B (en) Deep learning-based multi-machine cluster topology mapping method and device and program product
CN116306407B (en) Verification method, device, equipment and storage medium of Network On Chip (NOC)
CN116418689A (en) Request message response method and device, electronic equipment and storage medium
CN114579311B (en) Method, device, equipment and storage medium for executing distributed computing task
US10129147B2 (en) Network-on-chip flit transmission method and apparatus
CN113691403B (en) Topology node configuration method, related device and computer program product
CN114707651A (en) Topology selection method, device, equipment and medium for protocol operation
CN116055386B (en) Port weight updating method, device, chip and storage medium
CN116579914B (en) Execution method and device of graphic processor engine, electronic equipment and storage medium
CN114827055B (en) Data mirroring method and device, electronic equipment and switch cluster
CN116418863B (en) Communication method and device based on socks5 transparent proxy
CN116489231A (en) Method, device, equipment and medium for configuring route information in NOC bus network
CN116567109A (en) Message transmission method and device, electronic equipment and storage medium
CN116170188A (en) Network access control method, device, electronic equipment and storage medium
CN117785264A (en) Interface configuration method, device and storage medium for server operation and maintenance
CN116248626A (en) Real source address communication method and device, electronic equipment and storage medium
CN116599896A (en) Multi-channel communication method, device and equipment in Network On Chip (NOC) verification
CN116112382A (en) Network data capturing method and device, electronic equipment and storage medium
CN115470193A (en) Radar data simulation method, device, equipment and medium
CN111756651A (en) Traffic transmission method, device, equipment and medium
CN116599838A (en) Substation equipment information configuration management method, device, equipment and storage medium
CN116248574A (en) Routing information determining method, device, chip and storage medium
CN116319454A (en) Method, device, equipment and storage medium for detecting time consumption of application program network
CN115776489A (en) Information acquisition method and device, electronic equipment and computer readable storage medium
CN117978684A (en) NAT gateway availability detection method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant