CN115378873A - Flow control method and system for improving Ethernet data transmission efficiency - Google Patents
Flow control method and system for improving Ethernet data transmission efficiency Download PDFInfo
- Publication number
- CN115378873A CN115378873A CN202211013890.0A CN202211013890A CN115378873A CN 115378873 A CN115378873 A CN 115378873A CN 202211013890 A CN202211013890 A CN 202211013890A CN 115378873 A CN115378873 A CN 115378873A
- Authority
- CN
- China
- Prior art keywords
- data
- request
- sending
- data transmission
- receiving end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 144
- 238000000034 method Methods 0.000 title claims abstract description 46
- 238000001914 filtration Methods 0.000 claims abstract description 27
- 238000004590 computer program Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 9
- 238000011217 control strategy Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 5
- 238000012544 monitoring process Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
Abstract
The invention provides a flow control method and a flow control system for improving the transmission efficiency of Ethernet data, wherein the method comprises the following steps: before data transmission, the data transmitting terminal sends a data transmission request to a data filtering module; the data filtering module judges the length of a data stream of data to be sent after receiving the data transmission request; if the data is judged to be short flow, the data filtering module generates a data sending request, the data sending request is transmitted to the arbiter, the arbiter arbitrates the data sending request and then sends the data sending request to the data receiving end, and the data receiving end waits for credit and then transmits data to the data receiving end; if the data is judged to be the long stream, the data filtering module generates a data sending request, sends the data sending request to a data receiving terminal, and transmits data to the receiving terminal after waiting for the credit of the data receiving terminal. The invention can reduce the congestion of long flow, reduce the time delay of short flow and improve the efficiency of data transmission.
Description
Technical Field
The present invention relates to the field of data transmission technologies, and in particular, to a flow control method and system for improving ethernet data transmission efficiency.
Background
With the development of large-scale integrated circuits and the appearance of system on chips (system on chips), the size of the chips is smaller and smaller, and devices integrated thereon are more and more powerful, and then the problem of larger and larger data processing in the system is followed. How to rapidly process a large amount of data, improve data transmission efficiency and improve user experience is a problem to be faced by the industry at present.
Increasing the data transmission efficiency of ethernet networks, the most common being to increase the data transmission rate. Properly increasing the data transmission rate is actually beneficial to increasing the data transmission efficiency, but too high data transmission rate may cause data queuing at the receiving end, and a large amount of data may accumulate to cause congestion, which may finally result in high delay or data loss. Therefore, controlling the transmission of the traffic and making an appropriate traffic transmission strategy are new ways to improve the data transmission efficiency.
In recent years, research on traffic control policies in networks has been increasing, and the ExpressPass traffic control policy proposed by Inho Chao kai st et al is an end-to-end credit (credit) -based congestion control protocol. After normal data receives a data sending command, the normal data is directly transmitted to a receiving end by a data sending end. After the ExpressPass is adopted, before a data packet is sent, a credit is requested from a receiving end, when the receiving end returns a credit, a data sending end can send a data packet, and the credit packet is used for detecting the congestion condition of a transmission channel in advance, so that the congestion, retransmission and packet loss conditions are avoided. There are disadvantages to using ExpressPass when transporting short streams (packets of less than or equal to a few hundred bytes). The short stream is sensitive to time delay, and under normal conditions, the short stream can be directly transmitted, but after the ExpressPass is used, the short stream needs to be transmitted after the credit returned by the receiving end, so that the time delay of the short stream is greatly increased, and a large proportion of the credit is wasted.
Further optimization of the ExpressPass flow control strategy is therefore necessary.
Disclosure of Invention
In view of this, the present invention provides a flow control method and a flow control system for improving ethernet data transmission efficiency, which improve the problem of short flow delay on the basis of applying an ExpressPass flow control policy to an ethernet flow transmission process, and reduce the short flow delay while solving the data flow congestion problem by using the ExpressPass flow control policy, thereby improving the transmission efficiency of short flow.
Based on the above object, in one aspect, the present invention provides a flow control method for improving the efficiency of ethernet data transmission, which is applied between a data sending end and a data receiving end, wherein the method includes the following steps:
before data transmission, the data sending end sends a data transmission request to a data filtering module;
the data filtering module judges the length of a data stream of data to be sent after receiving the data transmission request;
if the short stream is judged, the data filtering module generates a data sending request, transmits the data sending request to the arbitrator, arbitrates the data sending request by the arbitrator and then transmits the data sending request to the data receiving end, and transmits data to the data receiving end after waiting for the credit of the data receiving end;
if the data is judged to be the long stream, the data filtering module generates a data sending request, sends the data sending request to a data receiving terminal, and transmits data to the receiving terminal after waiting for the credit of the data receiving terminal.
As a further scheme of the present invention, before the data sending end sends the data transmission request to the data filtering module, the data sending module sends the data transmission request carrying the basic information of the data to be sent to the data filter of the data filtering module.
As a further aspect of the present invention, the basic information of the data to be transmitted includes length information of a data stream of the data to be transmitted.
As a further scheme of the present invention, after the data filter receives the transmission data request from the data sending module, the data filter analyzes the transmission data request and reads the data stream length information of the data to be sent carried in the transmission data request, and after comparing the data stream length information of the data to be sent with a preset threshold, the data stream length of the data to be sent is judged.
As a further aspect of the present invention, if it is determined that the data is a short stream, the arbiter arbitrates the data transmission request sent by the data filter; if only one data sending request exists currently, the short stream data is directly transmitted, and the transmission request is discarded.
As a further aspect of the present invention, if it is determined that the data is a short stream, the arbiter arbitrates the data transmission request sent by the data filter; if a plurality of data sending requests exist currently, a data transmission conflict exists, and the data sending requests are sent to a data receiving end to wait for credit.
As a further aspect of the present invention, if it is determined that there are a plurality of data transmission requests currently in the short stream, the data transmission requests are sequentially transmitted to the data receiving side for waiting for credit in accordance with the timing at which the arbiter receives the data transmission requests.
As a further scheme of the invention, after the data receiving end receives the data transmission request, whether the transmission path is congested is judged according to an ExpressPass flow control strategy, a credit is returned to the data sending end, and the data of the sending end receiving the credit is transmitted, otherwise, the data is waited.
In another aspect of the present invention, a flow control system for improving the efficiency of ethernet data transmission is further provided, where the flow control system includes: the data transmission device comprises a data transmission end, a data receiving end, a data filter and an arbitrator, wherein the data filter and the arbitrator are positioned between the data transmission end and the data receiving end;
the data sending end is used for sending a data transmission request to the data filter before data transmission;
the data filter is used for judging the length of a data stream of data to be sent after receiving the data transmission request, transmitting the generated data sending request to the arbiter if the data transmission request is judged to be a short stream, and sending the generated data sending request to a data receiving end if the data transmission request is judged to be a long stream;
the arbiter is used for arbitrating the data sending request and sending the arbitrated data sending request to the data receiving end;
and the data receiving end is used for receiving the data sending request sent by the data filter and the arbitrator, and transmitting data to the data receiving end after the data receiving end waits for credit.
As a further solution of the present invention, the flow control system for improving the efficiency of ethernet data transmission further includes a data transmission module, where the data transmission module is configured to send a data transmission request carrying basic information of data to be sent to a data filter of the data filtering module.
As a further scheme of the present invention, the arbiter further comprises an arbitration module, configured to arbitrate data sending requests sent by the data filter, and if there is only one data sending request currently, directly transmit short stream data, and discard the transmission request; if a plurality of data sending requests exist currently, a data transmission conflict exists, and the data sending requests are sent to a data receiving end to wait for credit.
As a further solution of the present invention, the data receiving end further includes a transmission path determining module, where the transmission path determining module is configured to determine whether the transmission path is congested according to an ExpressPass flow control policy, and transmit a credit back to the data transmitting end, where the data is transmitted by the transmitting end that receives the credit, and otherwise, the data is waited for.
In still another aspect of the present invention, a computer-readable storage medium is further provided, which stores computer program instructions, and when the computer program instructions are executed, the method for controlling flow to improve ethernet data transmission efficiency according to any one of the above methods is implemented.
In still another aspect of the present invention, there is also provided a computer device, including a memory and a processor, where the memory stores a computer program, and the computer program is executed by the processor to execute any one of the above-mentioned flow control methods for improving the efficiency of ethernet data transmission according to the present invention.
In another aspect of the present invention, there is also provided a chip for performing flow control according to any one of the above flow control methods for improving the efficiency of ethernet data transmission according to the present invention, the architecture of the chip comprises a CPU reset vector register, a CPU release control pin, a CPU release control register and a debugging interface, wherein the CPU reset vector register, the CPU release control pin, the CPU release control register and the debugging interface are arranged in the architecture of the chip, and the debugging interface is connected with the CPU reset vector register and the CPU release control register
The CPU reset vector register is used for controlling the address of an instruction which is read and executed after the CPU is released;
the CPU release control register is used for controlling CPU release when the chip is powered on;
the CPU release control pin is used for controlling the validity of the CPU release control register;
the debugging interface is used for reading and writing the on-chip RAM and each register to execute the flow control of the chip.
The invention has at least the following beneficial technical effects: the invention provides a flow control method and a flow control system for improving the Ethernet data transmission efficiency, which improve the short flow delay problem on the basis of applying an ExpressPass flow control strategy to the Ethernet flow transmission process, reduce the short flow delay while solving the data flow congestion problem by using the ExpressPass flow control strategy, thereby improving the short flow transmission efficiency.
The invention designs a long and short flow filtering mechanism of Ethernet data flow, which is used in combination with ExpressPass, and before data transmission, the length of data is judged and filtered according to the bandwidth of a data sending end and a data receiving end, and the short flow without conflict is directly transmitted; the long stream and the short stream with conflict are transmitted by an ExpressPass mode.
The method can improve the use value of credit in the ExpressPass, reduce the time delay of short flow, fully utilize the advantages of the ExpressPass, reduce the congestion of long flow, reduce the time delay of short flow and improve the efficiency of data transmission.
These and other aspects of the present application will be more readily apparent from the following description of the embodiments. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the application.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained by using the drawings without creative efforts.
In the figure:
fig. 1 is a schematic diagram illustrating a chip of a flow control method for improving ethernet data transmission efficiency according to the present invention;
FIG. 2 is a schematic block diagram illustrating an embodiment of a flow control system for improving the efficiency of Ethernet data transmissions in accordance with the present invention;
FIG. 3 is a schematic diagram illustrating an embodiment of a computer-readable storage medium implementing a flow control method for improving Ethernet data transmission efficiency according to the present invention;
fig. 4 is a schematic hardware configuration diagram of an embodiment of a computer device implementing a flow control method for improving ethernet data transmission efficiency according to the present invention;
fig. 5 shows a schematic view of a frame of an embodiment of a chip according to the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two non-identical entities with the same name or different parameters, and it is understood that "first" and "second" are only used for convenience of expression and should not be construed as limiting the embodiments of the present invention. Furthermore, the terms "comprises" and "comprising," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements does not include all of the other steps or elements inherent in the list.
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings. It should be understood that the specific embodiments described herein are merely illustrative of and not restrictive on the broad application.
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some, but not all, embodiments of the present application. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The flow diagrams depicted in the figures are merely illustrative and do not necessarily include all of the elements and operations/steps, nor do they necessarily have to be performed in the order depicted. For example, some operations/steps may be decomposed, combined or partially combined, so that the actual execution order may be changed according to the actual situation.
Some embodiments of the present application will be described in detail below with reference to the accompanying drawings. The embodiments described below and the features of the embodiments can be combined with each other without conflict.
There are disadvantages to using ExpressPass when transporting short streams (packets of less than or equal to a few hundred bytes). The short stream is very sensitive to time delay, and under normal conditions, the short stream can be directly transmitted, but after the ExpressPass is used, the short stream can be transmitted after the credit returned by the receiving end is waited, so that the time delay of the short stream is greatly increased, and a large proportion of credit is wasted.
In view of this, embodiments of the present invention provide a flow control method and system for improving ethernet data transmission efficiency, which improve the problem of short flow delay on the basis of applying an ExpressPass flow control policy to an ethernet flow transmission process, and reduce the short flow delay while solving the problem of data flow congestion by using the ExpressPass flow control policy, thereby improving the transmission efficiency of short flow.
Referring to fig. 1, in some embodiments of the present invention, a flow control method for improving the efficiency of ethernet data transmission is provided, and is applied between a data sending end and a data receiving end, where the method includes the following steps:
step S10, before data transmission, the data transmitting terminal sends a data transmission request to a data filtering module;
step S20, the data filtering module judges the data stream length of the data to be sent after receiving the data transmission request;
step S201, if judging that the data is short flow, generating a data sending request by the data filtering module, transmitting the data sending request to an arbiter, arbitrating the data sending request by the arbiter, sending the arbitrated data sending request to a data receiving terminal, and transmitting data to the data receiving terminal after waiting for the credit of the data receiving terminal;
step S202, if the data is judged to be the long flow, the data filtering module generates a data sending request, sends the data sending request to a data receiving terminal, and transmits data to the receiving terminal after waiting for the credit of the data receiving terminal.
In summary, in view of the above problems in the prior art, the present invention provides a flow control method for improving ethernet data transmission efficiency, which adopts a control strategy manner, improves the delay problem of short flow on the basis of applying an ExpressPass flow control strategy to an ethernet flow transmission process, and reduces the delay of short flow while solving the congestion problem of data flow by using the ExpressPass flow control strategy, thereby improving the transmission efficiency of short flow.
In some embodiments, before the data sending end sends the transmission data request to the data filtering module, the data sending module sends the transmission data request carrying basic information of data to be sent to a data filter of the data filtering module.
The basic information of the data to be sent comprises the length information of a data stream of the data to be sent.
In some embodiments, after the data filter receives the transmission data request from the data sending module, the data filter analyzes the transmission data request and reads the data stream length information of the data to be sent carried in the transmission data request, and after comparing the data stream length information of the data to be sent with a preset threshold, the data stream length of the data to be sent is judged.
In this embodiment, if it is determined to be a short flow, the arbiter arbitrates the data transmission request sent by the data filter; if only one data sending request exists currently, the short stream data is directly transmitted, and the transmission request is discarded.
In this embodiment, if it is determined to be a short flow, the arbiter arbitrates the data transmission request sent by the data filter; if a plurality of data sending requests exist currently, data transmission conflict exists, and the data sending requests are sent to a data receiving end to wait for credit.
In some embodiments, if it is determined that there are multiple data transmission requests currently in the short stream, the data transmission requests are sequentially transmitted to the data receiving end according to the time sequence of the data transmission requests received by the arbiter to wait for credit.
In some embodiments, after receiving the data transmission request, the data receiving end determines whether the transmission path is congested according to an ExpressPass flow control policy, and returns a credit to the data sending end, and the sending end that receives the credit performs data transmission, otherwise waits.
In summary, aiming at the above problems in the prior art, according to the flow control method for improving the ethernet data transmission efficiency provided by the present invention, the long and short flow filtering mechanisms of the ethernet data flow are used in combination with the ExpressPass, before data transmission, the length of the data is firstly judged and filtered according to the bandwidth of the data sending end and the receiving end, and the short flow without conflict is directly transmitted; the long stream and the short stream with conflict are transmitted by an ExpressPass mode.
The method can improve the use value of credit in the ExpressPass, reduce the time delay of short flow, fully utilize the advantages of the ExpressPass, reduce the congestion of long flow, reduce the time delay of short flow and improve the efficiency of data transmission.
It should be understood that although the steps are described above in a certain order, the steps are not necessarily performed in the order described. The steps are not performed in the exact order shown and described, and may be performed in other orders, unless explicitly stated otherwise. Moreover, some steps of the present embodiment may include multiple steps or multiple stages, which are not necessarily performed at the same time, but may be performed at different times, and the order of performing the steps or stages is not necessarily sequential, but may be performed alternately or in turns with other steps or at least a part of the steps or stages in other steps.
In a second aspect of the present invention, a flow control system for improving the efficiency of ethernet data transmission is also provided. Fig. 2 shows a schematic block diagram of an embodiment of a flow control system for improving the efficiency of ethernet data transmission according to the present invention. As shown in fig. 2, the system includes a data sender 210, a data receiver 240, and a data filter 220 and an arbiter 230 between the data sender 210 and the data receiver 240;
the data sender 210 is configured to send a data transmission request to the data filter 220 before data transmission;
the data filter 220 is configured to determine a data stream length of data to be sent after receiving the data transmission request, transmit the generated data sending request to the arbiter 230 if it is determined as a short stream, and send the generated data sending request to the data receiving end 240 if it is determined as a long stream;
the arbiter 230 is configured to arbitrate the data sending request and send the arbitrated data sending request to the data receiving end 240;
the data receiving end 240 is configured to receive a data sending request sent by the data filter 220 and the arbiter 230, and transmit data to the data receiving end 240 after waiting for the data receiving end 240 to credit.
In some embodiments, the flow control system for improving the ethernet data transmission efficiency further includes a data sending module 211, where the data sending module 211 is configured to send a data transmission request carrying basic information of data to be sent to the data filter 220 of the data filtering module.
In some embodiments, the arbiter 230 further includes an arbitration module 231, configured to arbitrate the data sending requests sent by the data filter 220, and if there is only one data sending request currently, directly transmit the short stream data, and discard the transmission request; if there are multiple data sending requests currently, and there is a data transmission conflict, the data sending request is sent to the data receiving end 240 to wait for credit.
In some embodiments, the data receiving end 240 further includes a transmission path determining module 241, where the transmission path determining module 241 is configured to determine whether a transmission path is congested according to an ExpressPass flow control policy, and transmit a credit back to the data sending end 210, where data of the sending end that receives the credit is transmitted, and otherwise, the sending end waits.
It should be noted that although in the above detailed description several modules or units of the device for action execution are mentioned, such a division is not mandatory. Indeed, the features and functions of two or more modules or units described above may be embodied in one module or unit according to an embodiment of the invention. Conversely, the features and functions of one module or unit described above may be further divided into embodiments by a plurality of modules or units.
In a third aspect of the embodiment of the present invention, a computer-readable storage medium is further provided, and fig. 3 is a schematic diagram illustrating a computer-readable storage medium of a flow control method for improving ethernet data transmission efficiency according to an embodiment of the present invention. As shown in fig. 3, the computer-readable storage medium 300 stores computer program instructions 310, the computer program instructions 310 being executable by a processor. The computer program instructions 310 when executed implement the method of any of the embodiments described above.
It should be understood that all the embodiments, features and advantages set forth above with respect to the flow control method for improving ethernet data transmission efficiency according to the present invention are equally applicable to the flow control system and the storage medium for improving ethernet data transmission efficiency according to the present invention without conflicting with each other.
In a fourth aspect of the embodiments of the present invention, there is further provided a computer device 400, comprising a memory 420 and a processor 410, wherein the memory stores a computer program, and the computer program, when executed by the processor, implements the method of any one of the above embodiments.
Fig. 4 is a schematic hardware structural diagram of an embodiment of a computer device for executing the flow control method for improving the efficiency of ethernet data transmission according to the present invention. Taking the computer device 400 shown in fig. 4 as an example, the computer device includes a processor 410 and a memory 420, and may further include: an input device 430 and an output device 440. The processor 410, memory 420, input device 430, and output device 440 may be connected by a bus or other means, such as by a bus connection in fig. 4. Input device 430 may receive input numeric or alphanumeric information and generate signal inputs relating to flow control to improve the efficiency of ethernet data transmission. The output device 440 may include a display device such as a display screen.
The memory 420 is a non-volatile computer-readable storage medium, and can be used to store non-volatile software programs, non-volatile computer-executable programs, and modules, such as program instructions/modules corresponding to the resource monitoring method in the embodiment of the present application. The memory 420 may include a storage program area and a storage data area, wherein the storage program area may store an operating system, an application program required for at least one function; the storage data area may store data created by use of the resource monitoring method, and the like. Further, the memory 420 may include high speed random access memory, and may also include non-volatile memory, such as at least one magnetic disk storage device, flash memory device, or other non-volatile solid state storage device. In some embodiments, memory 420 may optionally include memory located remotely from processor 410, which may be connected to local modules via a network. Examples of such networks include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
The processor 410 executes various functional applications of the server and data processing by running nonvolatile software programs, instructions and modules stored in the memory 420, so as to implement the resource monitoring method of the above method embodiment.
In a fifth aspect of the embodiments of the present invention, a chip 500 for performing flow control according to any one of the flow control methods for improving the efficiency of ethernet data transmission according to the present invention is further provided. Fig. 5 shows a schematic diagram of a frame of a chip 500 according to the invention. As shown in FIG. 5, in this embodiment, the chip 500 has a CPU reset vector register 510, a CPU release control pin 520, a CPU release control register 530, and a debug interface 540 in its architecture, wherein
The CPU reset vector register 510 is used to control the address of the instruction that is read and executed after the CPU is released;
the CPU release control register 520 is used to control CPU release when the chip 500 is powered on;
the CPU release control pin 530 is used to control the validity of the CPU release control register 520;
the debug interface 540 is used to read and write the on-chip RAM and the registers to perform the flow control of the chip.
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as software or hardware depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
Finally, it is noted that the computer-readable storage medium (e.g., memory) herein can be either volatile memory or nonvolatile memory, or can include both volatile and nonvolatile memory. By way of example, and not limitation, nonvolatile memory can include Read Only Memory (ROM), programmable ROM (PROM), electrically Programmable ROM (EPROM), electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM), which can act as external cache memory. By way of example and not limitation, RAM may be available in a variety of forms such as synchronous RAM (DRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), enhanced SDRAM (ESDRAM), synchlink DRAM (SLDRAM), and Direct Rambus RAM (DRRAM). The storage devices of the disclosed aspects are intended to comprise, without being limited to, these and other suitable types of memory.
The various illustrative logical blocks, modules, and circuits described in connection with the disclosure herein may be implemented or performed with the following components designed to perform the functions herein: a general purpose processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination of these components. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP, and/or any other such configuration.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the present disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the disclosed embodiments of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items. The numbers of the embodiments disclosed in the above embodiments of the present invention are merely for description, and do not represent the advantages or disadvantages of the embodiments.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant only to be exemplary, and is not intended to intimate that the scope of the disclosure, including the claims, is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of the embodiments of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements and the like that may be made without departing from the spirit or scope of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.
Claims (10)
1. A flow control method for improving Ethernet data transmission efficiency is characterized in that the flow control method is applied between a data sending end and a data receiving end, and comprises the following steps:
before data transmission, the data transmitting terminal sends a data transmission request to a data filtering module;
the data filtering module judges the length of a data stream of data to be sent after receiving the data transmission request;
if the short stream is judged, the data filtering module generates a data sending request, transmits the data sending request to the arbitrator, arbitrates the data sending request by the arbitrator and then transmits the data sending request to the data receiving end, and transmits data to the data receiving end after waiting for the credit of the data receiving end;
if the long stream is judged, the data filtering module generates a data sending request, sends the data sending request to a data receiving terminal, and transmits data to the receiving terminal after waiting for the credit of the data receiving terminal.
2. The flow control method for improving the efficiency of ethernet data transmission according to claim 1, wherein before the data sending end sends the data transmission request to the data filtering module, the data sending module sends the data transmission request carrying the basic information of the data to be sent to a data filter of the data filtering module.
3. The method according to claim 2, wherein the basic information of data to be transmitted includes information about length of data stream of the data to be transmitted.
4. The method according to claim 3, wherein after the data filter receives the data transmission request from the data transmission module, the data filter parses the data transmission request and reads data stream length information of the data to be transmitted carried in the data transmission request, and after comparing the data stream length information of the data to be transmitted with a preset threshold, determines the data stream length of the data to be transmitted.
5. The method as claimed in claim 4, wherein if the flow control is a short flow, the arbitrator arbitrates the data transmission request from the data filter; if only one data sending request exists currently, the short stream data is directly transmitted, and the transmission request is discarded.
6. The method as claimed in claim 4, wherein if the flow is determined to be a short flow, the arbiter arbitrates the data transmission request from the data filter; if a plurality of data sending requests exist currently, data transmission conflict exists, and the data sending requests are sent to a data receiving end to wait for credit.
7. The method as claimed in claim 6, wherein if it is determined that there are multiple data transmission requests in the short stream, the data transmission requests are sequentially transmitted to the data receiving end according to the timing sequence of the data transmission requests received by the arbiter.
8. The flow control method according to claim 1, wherein after receiving the data transmission request, the data receiving end determines whether the transmission path is congested according to an ExpressPass flow control policy, and returns a credit to the data sending end, and the sending end that receives the credit performs data transmission, otherwise waits.
9. A flow control system for improving the data transmission efficiency of Ethernet is characterized by comprising a data sending end, a data receiving end, a data filter and an arbitrator, wherein the data filter and the arbitrator are positioned between the data sending end and the data receiving end;
the data sending end is used for sending a data transmission request to the data filter before data transmission;
the data filter is used for judging the length of a data stream of data to be sent after receiving the data transmission request, transmitting the generated data sending request to the arbiter if the data transmission request is judged to be a short stream, and sending the generated data sending request to a data receiving end if the data transmission request is judged to be a long stream;
the arbiter is used for arbitrating the data sending request and then sending the arbitrated data sending request to the data receiving end;
and the data receiving end is used for receiving the data sending request sent by the data filter and the arbitrator and transmitting data to the data receiving end after waiting for the credit of the data receiving end.
10. The system according to claim 9, further comprising a data sending module, wherein the data sending module is configured to send a data transmission request carrying basic information of data to be sent to a data filter of the data filtering module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211013890.0A CN115378873A (en) | 2022-08-23 | 2022-08-23 | Flow control method and system for improving Ethernet data transmission efficiency |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211013890.0A CN115378873A (en) | 2022-08-23 | 2022-08-23 | Flow control method and system for improving Ethernet data transmission efficiency |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115378873A true CN115378873A (en) | 2022-11-22 |
Family
ID=84068588
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211013890.0A Pending CN115378873A (en) | 2022-08-23 | 2022-08-23 | Flow control method and system for improving Ethernet data transmission efficiency |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115378873A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117614915A (en) * | 2024-01-24 | 2024-02-27 | 上海合见工业软件集团有限公司 | On-chip interface data exchange routing system of FPGA |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0853405A2 (en) * | 1997-01-06 | 1998-07-15 | Digital Equipment Corporation | Ethernet network with credit based flow control |
| WO2004032437A2 (en) * | 2002-10-02 | 2004-04-15 | Cisco Technology, Inc. | Method and apparatus for processing superframes using an arbitration system |
| CN101115008A (en) * | 2007-08-24 | 2008-01-30 | 中国科学院计算技术研究所 | Credit based flow control system, apparatus and method |
| CN101115053A (en) * | 2007-08-24 | 2008-01-30 | 中国科学院计算技术研究所 | Credit flow control method |
| US20140369194A1 (en) * | 2013-06-12 | 2014-12-18 | Ben-Zion Friedman | Flow control with reduced buffer usage for network devices |
| CN110868359A (en) * | 2019-11-15 | 2020-03-06 | 中国人民解放军国防科技大学 | Network congestion control method |
| CN111541518A (en) * | 2020-04-17 | 2020-08-14 | 展讯通信（上海）有限公司 | Data transmission method and communication device of serial bus |
| CN113051213A (en) * | 2021-03-02 | 2021-06-29 | 长沙景嘉微电子股份有限公司 | Processor, data transmission method, device and system |
-
2022
- 2022-08-23 CN CN202211013890.0A patent/CN115378873A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0853405A2 (en) * | 1997-01-06 | 1998-07-15 | Digital Equipment Corporation | Ethernet network with credit based flow control |
| WO2004032437A2 (en) * | 2002-10-02 | 2004-04-15 | Cisco Technology, Inc. | Method and apparatus for processing superframes using an arbitration system |
| CN101115008A (en) * | 2007-08-24 | 2008-01-30 | 中国科学院计算技术研究所 | Credit based flow control system, apparatus and method |
| CN101115053A (en) * | 2007-08-24 | 2008-01-30 | 中国科学院计算技术研究所 | Credit flow control method |
| US20140369194A1 (en) * | 2013-06-12 | 2014-12-18 | Ben-Zion Friedman | Flow control with reduced buffer usage for network devices |
| CN110868359A (en) * | 2019-11-15 | 2020-03-06 | 中国人民解放军国防科技大学 | Network congestion control method |
| CN111541518A (en) * | 2020-04-17 | 2020-08-14 | 展讯通信（上海）有限公司 | Data transmission method and communication device of serial bus |
| CN113051213A (en) * | 2021-03-02 | 2021-06-29 | 长沙景嘉微电子股份有限公司 | Processor, data transmission method, device and system |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117614915A (en) * | 2024-01-24 | 2024-02-27 | 上海合见工业软件集团有限公司 | On-chip interface data exchange routing system of FPGA |
| CN117614915B (en) * | 2024-01-24 | 2024-04-05 | 上海合见工业软件集团有限公司 | On-chip interface data exchange routing system of FPGA |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10848442B2 (en) | Heterogeneous packet-based transport | |
| US7864806B2 (en) | Method and system for transmission control packet (TCP) segmentation offload | |
| CN103856384B (en) | A kind of method and apparatus of bit timing symmetrization | |
| US11875183B2 (en) | Real-time arbitration of shared resources in a multi-master communication and control system | |
| US9632977B2 (en) | System and method for ordering packet transfers in a data processor | |
| JP2006502650A (en) | Integrated circuit and method for establishing a transaction | |
| KR20070010152A (en) | Integrated circuit and method for issuing transactions | |
| CN105978821B (en) | The method and device that network congestion avoids | |
| CN115378873A (en) | Flow control method and system for improving Ethernet data transmission efficiency | |
| US20230127722A1 (en) | Programmable transport protocol architecture | |
| WO2020100581A1 (en) | Evaluation device, evaluation method and evaluation program | |
| US6067591A (en) | Method and apparatus for avoidance of invalid transactions in a bus host controller | |
| CN103577378B (en) | A kind of full duplex asynchronous serial communication method | |
| CN115129645B (en) | Transaction processing method, system, storage medium and device based on bus | |
| KR20220045982A (en) | A method for transmitting a data packet, and an apparatus for implementing the method | |
| CN113141321A (en) | Data transmission method based on edge calculation and electronic equipment | |
| US20190372913A1 (en) | Real-time, time aware, dynamic, context aware and reconfigurable ethernet packet classification | |
| KR20170117326A (en) | Direct memory access control device for at least one processing unit having a random access memory | |
| EP2916234B1 (en) | Method and universal interface chip for achieving high-speed data transmission | |
| CN115238642A (en) | FPGA-based crossbar design system and method for peripheral bus | |
| WO2022174444A1 (en) | Data stream transmission method and apparatus, and network device | |
| WO2017016300A1 (en) | Method and apparatus for processing token application, computer storage medium | |
| Chung et al. | Design and implementation of the high speed TCP/IP Offload Engine | |
| CN115022227B (en) | Data transmission method and system based on circulation or rerouting in data center network | |
| CN115473861B (en) | High-performance processing system and method based on communication and calculation separation and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |