CN114528998A - Multi-board-card signal synchronization method, device and medium for quantum measurement and control system - Google Patents
Multi-board-card signal synchronization method, device and medium for quantum measurement and control system Download PDFInfo
- Publication number
- CN114528998A CN114528998A CN202210091563.0A CN202210091563A CN114528998A CN 114528998 A CN114528998 A CN 114528998A CN 202210091563 A CN202210091563 A CN 202210091563A CN 114528998 A CN114528998 A CN 114528998A
- Authority
- CN
- China
- Prior art keywords
- counting
- sampling
- board cards
- trigger signal
- external trigger
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06E—OPTICAL COMPUTING DEVICES; COMPUTING DEVICES USING OTHER RADIATIONS WITH SIMILAR PROPERTIES
- G06E3/00—Devices not provided for in group G06E1/00, e.g. for processing analogue or hybrid data
- G06E3/001—Analogue devices in which mathematical operations are carried out with the aid of optical or electro-optical elements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Analysis (AREA)
- Artificial Intelligence (AREA)
- Computational Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Nonlinear Science (AREA)
- Evolutionary Computation (AREA)
- Optics & Photonics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The application discloses a multi-board card signal synchronization method, equipment and a medium for a quantum measurement and control system, wherein the method comprises the following steps: determining a plurality of board cards to be synchronized, and sending reference clock signals and calibration clock signals to the plurality of board cards; determining counting delay periods corresponding to the plurality of board cards respectively according to the counting threshold value, and starting to accumulate the cycle counts of the plurality of board cards; determining that a main control board card in a plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the trigger signal through the main control board card, and forwarding the external trigger signal to other board cards through the main control board card; and sampling the external trigger signal through other board cards, sampling the rising edge of the external trigger signal, and sending the waveform signal through other board cards. The method provides a new scheme aiming at the requirements of complex implementation scheme, fixed phase for an external trigger signal and a board card working clock and the like in the signal synchronization scheme in the field of quantum measurement and control. The method is convenient to implement, simple in process, efficient and stable.
Description
Technical Field
The application relates to the technical field of quantum measurement and control systems, in particular to a multi-board-card signal synchronization method, equipment and medium for a quantum measurement and control system.
Background
At present, the electronic information technology industry develops rapidly, various high-performance programmable logic chips appear, and a plurality of complex application requirements can be realized. The current quantum technology develops rapidly, and the number of the qubits needing to be controlled simultaneously is more and more, so that the quantum measurement and control equipment is required to be capable of synchronously sending out multi-path waveform signals so as to measure a plurality of qubits.
In the prior art, a plurality of methods for synchronizing multi-path waveform signals by quantum measurement and control equipment are available, but the implementation scheme is complex, conditions such as fixed phase between an external trigger signal and a board card working clock are required, and the use of a user is limited and inconvenient.
Disclosure of Invention
In order to solve the above problems, that is, to solve the problem that in the prior art, when a quantum measurement and control device synchronizes a multi-path waveform signal, the implementation scheme is complex, and it is necessary that an external trigger signal and a board working clock have limiting conditions such as a fixed phase, the application provides a multi-board signal synchronization method, device and medium for a quantum measurement and control system, including:
in a first aspect, the present application provides a method for synchronizing signals of multiple boards used in a quantum measurement and control system, including: determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks; determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks; determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In one example, before determining, according to a count threshold, count delay periods corresponding to the plurality of boards, respectively, the method further includes: acquiring line lengths between the plurality of board cards and an upper computer respectively, and acquiring a calibration delay period through a user instruction; and determining the longest counting period according to the line length, and adding the longest counting period and the calibration delay period to be used as a counting threshold value.
In one example, determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal by the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards by the main control board card according to a rising edge sampling result and the count threshold specifically includes: determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, and acquiring a rising edge of the external trigger signal through the main control board card; and according to the rising edge sampling result, if the current counting period is determined to be not longer than the calibration delay period, forwarding the external trigger signal to other boards of the boards through the main control board, otherwise, forwarding the external trigger signal to other boards of the boards through the main control board until the current counting period is a first designated value, wherein the first designated value belongs to the range of the calibration delay period.
In one example, sampling, by the other board card, the external trigger signal forwarded by the main control board card, sampling a rising edge of the external trigger signal, and sending a waveform signal by the other board card according to a sampling result of the rising edge and the count threshold, specifically including: determining that the other board cards receive the external trigger signal forwarded by the main control board card; sampling the external trigger signal forwarded by the main control board card through the other board cards, and sampling the rising edge of the external trigger signal; and according to the sampling result of the rising edge, if the current counting period is determined to be a second designated value, sending waveform signals through the other board cards, otherwise, sending the waveform signals through the other board cards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
In one example, before determining a plurality of boards to be synchronized and transmitting a reference clock signal and a calibration clock signal to the plurality of boards, the method includes: and generating a reference clock signal and a calibration clock signal with a fixed phase relation through a clock generator, wherein the clock period of the calibration clock signal is an integral multiple of the counting clock period of the plurality of boards.
In one example, the method further comprises: and determining the clock frequency of the reference clock signal according to a user instruction.
In one example, the method further comprises: and acquiring the longest transmission time delay of the plurality of board cards, determining the multiple of the counting clock period according to the longest transmission time delay, and generating the calibration clock signal according to the multiple.
In one example, the method further comprises: and sending the reference clock signal and the calibration clock signal to the plurality of boards through equal-length BNC coaxial cables.
On the other hand, this application still provides many integrated circuit boards signal synchronization equipment for quantum system of observing and controling, includes: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to: determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks; determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks; determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In another aspect, the present application also provides a non-transitory computer storage medium storing computer-executable instructions configured to: determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks; determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks; determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
The multi-board card signal synchronization method, the multi-board card signal synchronization equipment and the multi-board card signal synchronization medium for the quantum measurement and control system have the following beneficial effects that: aiming at the requirements of complex implementation scheme, fixed phase for an external trigger signal and a board card working clock and the like in the signal synchronization scheme in the existing quantum measurement and control field, the multi-board card signal synchronization method for the quantum measurement and control system is provided. The method is convenient to implement, simple in process, efficient and stable.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the application and together with the description serve to explain the application and not to limit the application. In the drawings:
fig. 1 is a schematic flow diagram of a multi-board-card signal synchronization method for a quantum measurement and control system in an embodiment of the present application;
fig. 2 is a schematic diagram of a multi-board signal synchronization device for a quantum measurement and control system in an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the technical solutions of the present application will be described in detail and completely with reference to the following specific embodiments of the present application and the accompanying drawings. It should be apparent that the described embodiments are only some of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The technical solutions provided by the embodiments of the present application are described in detail below with reference to the accompanying drawings.
As shown in fig. 1, a multi-board signal synchronization method for a quantum measurement and control system provided in an embodiment of the present application includes:
s101: determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks.
Specifically, the upper computer determines a plurality of boards to be synchronized, and before this, the upper computer should also generate a reference clock signal and a calibration clock signal having a fixed phase relationship through a clock generator, where a clock cycle of the calibration clock signal is an integral multiple of a counting clock cycle of the plurality of boards.
In addition, the clock frequency of the reference clock signal can be determined according to the user instruction and used as the system reference clock of each board FPGA chip as an internal circuit.
In addition, the calibration clock signal is used as a calibration clock of the counting starting point of each board card, the clock period is an integral multiple of the counting clock period of each board card, the multiple is determined according to the longest transmission delay of each board card which needs to be synchronized, namely, the upper computer can obtain the longest transmission delay of the plurality of board cards, determine the multiple of the counting clock period according to the longest transmission delay and generate the calibration clock signal according to the multiple.
In addition, the reference clock signal and the calibration clock signal can be sent to the plurality of boards through equal-length BNC coaxial cables.
S102: and determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold value, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks.
Before this, the upper computer or the system should further obtain the line lengths between the multiple boards and the upper computer, obtain the calibration delay period through a user instruction, determine the longest count period, for example, 30 count periods, according to the line lengths, and add the longest count period and the calibration delay period, for example, 10 count periods, as the count threshold, that is, 40 count periods.
For example, each board card determines a corresponding counting delay period according to a counting threshold, and the counting delay period is within the range of the counting threshold and is related to the line length between the upper computer and the board card.
For example, assuming that the number of boards to be synchronized is 5, the delay of sending the external trigger signal to the second-stage first board by the first-stage main control board is 10 counting cycles, the delay of sending the external trigger signal to the second-stage second board is 15 counting cycles, the delay of sending the external trigger signal to the second-stage third board is 20 counting cycles, and the delay of sending the external trigger signal to the second-stage fourth board is 30 counting cycles, so the longest counting cycle is 30 counting cycles, and the counting threshold is 30 plus the calibration delay cycle 10, that is, 40.
And then, each board card samples the rising edge of the calibration clock signal by using the counting clock, each board card only needs to sample once, and after the rising edge is sampled, the counting clock is used as a period according to the sampling result of the rising edge, and after the corresponding technical delay period is carried out, the accumulation cycle counting is carried out.
S103: determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value.
Specifically, the upper computer determines that a main control board card of the plurality of board cards starts sampling the external trigger signal, and acquires the rising edge of the external trigger signal through the main control board card.
And further, according to the rising edge sampling result, if the currently counted period is determined to be not longer than the calibration delay period, the external trigger signal is forwarded to other boards of the boards through the main control board, otherwise, the external trigger signal is forwarded to other boards of the boards through the main control board until the currently counted period is a first designated value, wherein the first designated value belongs to the range of the calibration delay period.
For example, after the main control board samples the rising edge of the external trigger signal, if the number of the current counting period of the board is greater than 5 and less than 10, the external trigger signal is sent to other boards, otherwise, the external trigger signal is sent to other boards until the next counting period is 5. Here, 5 is the first specified value, and since the calibration delay period is 10, the first specified value should be within 10.
S104: and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
Specifically, the upper computer determines that the other board cards receive the external trigger signal forwarded by the main control board card.
And then, sampling the external trigger signal forwarded by the main control board card through other board cards, and sampling the rising edge of the external trigger signal.
And according to the sampling result of the rising edge, if the current counting period is determined to be a second designated value, sending the waveform signal through other board cards, otherwise, sending the waveform signal through other board cards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
For example, the other boards sample the external trigger signal forwarded by the main control board by themselves, and send out the waveform signal when the counting period is 1 after the rising edge of the external trigger signal is sampled. Here, 1 is the second designated value, since the calibration delay period is 10, and the sampling range of the number of the counting periods of the main control board card is greater than 5 and smaller than 10, the maximum number of the counting periods of the main control board card is 9, and therefore the second designated value can only be 1, so as to ensure that the final addition of the calibration delay periods does not exceed 10.
In an embodiment, as shown in fig. 2, the present application further provides a multi-board signal synchronization device for a quantum measurement and control system, including:
at least one processor; and the number of the first and second groups,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to cause the at least one processor to perform instructions for:
determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks;
determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks;
determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In one embodiment, the present application further provides a non-transitory computer storage medium storing computer-executable instructions configured to:
determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks;
determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks;
determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
The embodiments in the present application are described in a progressive manner, and the same and similar parts among the embodiments can be referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the device and media embodiments, the description is relatively simple as it is substantially similar to the method embodiments, and reference may be made to some descriptions of the method embodiments for relevant points.
The device and the medium provided by the embodiment of the application correspond to the method one to one, so the device and the medium also have the similar beneficial technical effects as the corresponding method, and the beneficial technical effects of the method are explained in detail above, so the beneficial technical effects of the device and the medium are not repeated herein.
As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In a typical configuration, a computing device includes one or more processors (CPUs), input/output interfaces, network interfaces, and memory.
The memory may include forms of volatile memory in a computer readable medium, Random Access Memory (RAM) and/or non-volatile memory, such as Read Only Memory (ROM) or flash memory (flash RAM). Memory is an example of a computer-readable medium.
Computer-readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of computer storage media include, but are not limited to, phase change memory (PRAM), Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), Read Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), Digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium that can be used to store information that can be accessed by a computing device. As defined herein, a computer readable medium does not include a transitory computer readable medium such as a modulated data signal and a carrier wave.
It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The above description is only an example of the present application and is not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the scope of the claims of the present application.
Claims (10)
1. A multi-board card signal synchronization method for a quantum measurement and control system is characterized by comprising the following steps:
determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks;
determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks;
determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
2. The method of claim 1, wherein before determining the counting delay periods corresponding to the plurality of boards, respectively, according to the counting threshold, the method further comprises:
acquiring line lengths between the plurality of board cards and an upper computer respectively, and acquiring a calibration delay period through a user instruction;
and determining the longest counting period according to the line length, and adding the longest counting period and the calibration delay period to be used as a counting threshold value.
3. The method according to claim 2, wherein determining that a main control board card of the board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the board cards through the main control board card according to a rising edge sampling result and the count threshold specifically comprises:
determining that a master control board card of the plurality of board cards starts sampling an external trigger signal, and acquiring a rising edge of the external trigger signal through the master control board card;
and according to the rising edge sampling result, if the current counting period is determined to be not longer than the calibration delay period, forwarding the external trigger signal to other boards of the boards through the main control board, otherwise, forwarding the external trigger signal to other boards of the boards through the main control board until the current counting period is a first designated value, wherein the first designated value belongs to the range of the calibration delay period.
4. The multi-board signal synchronization method for the quantum measurement and control system according to claim 2, wherein the sampling the external trigger signal forwarded by the master control board by the other boards, and sampling a rising edge of the external trigger signal, and according to a sampling result of the rising edge and the count threshold, sending a waveform signal by the other boards specifically includes:
determining that the other board cards receive the external trigger signal forwarded by the main control board card;
sampling the external trigger signal forwarded by the main control board card through the other board cards, and sampling the rising edge of the external trigger signal;
and according to the sampling result of the rising edge, if the current counting period is determined to be a second designated value, sending waveform signals through the other board cards, otherwise, sending the waveform signals through the other board cards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
5. The method of claim 1, wherein before determining a plurality of boards to be synchronized and sending a reference clock signal and a calibration clock signal to the plurality of boards, the method comprises:
and generating a reference clock signal and a calibration clock signal with a fixed phase relation through a clock generator, wherein the clock period of the calibration clock signal is an integral multiple of the counting clock period of the plurality of boards.
6. The multi-board signal synchronization method for the quantum measurement and control system according to claim 5, wherein the method further comprises:
and determining the clock frequency of the reference clock signal according to a user instruction.
7. The multi-board signal synchronization method for the quantum measurement and control system according to claim 5, wherein the method further comprises:
and acquiring the longest transmission time delay of the plurality of board cards, determining the multiple of the counting clock period according to the longest transmission time delay, and generating the calibration clock signal according to the multiple.
8. The multi-board signal synchronization method for the quantum measurement and control system according to claim 1, further comprising:
and sending the reference clock signal and the calibration clock signal to the plurality of boards through equal-length BNC coaxial cables.
9. A many integrated circuit boards signal synchronization equipment for quantum system of observing and controling, its characterized in that includes:
at least one processor; and the number of the first and second groups,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to cause the at least one processor to perform instructions for:
determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks;
determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks;
determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
10. A non-transitory computer storage medium storing computer-executable instructions, the computer-executable instructions configured to:
determining a plurality of board cards to be synchronized, sending reference clock signals and calibration clock signals to the plurality of board cards, and performing frequency division processing on the reference clock signals by the plurality of board cards through a mode clock manager respectively to obtain corresponding counting clocks;
determining counting delay periods corresponding to the plurality of board cards respectively according to a counting threshold, sampling the rising edge of the calibration clock signal through the counting clocks corresponding to the plurality of board cards respectively, and accumulating the plurality of board cards for cycle counting according to the sampling result of the rising edge, the corresponding counting delay periods and the corresponding counting clocks;
determining that a main control board card of the plurality of board cards starts sampling an external trigger signal, sampling a rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to a rising edge sampling result and the counting threshold value;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210091563.0A CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210091563.0A CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114528998A true CN114528998A (en) | 2022-05-24 |
| CN114528998B CN114528998B (en) | 2023-05-12 |
Family
ID=81622350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210091563.0A Active CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114528998B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115001646A (en) * | 2022-08-01 | 2022-09-02 | 杭州加速科技有限公司 | Clock synchronization calibration method and device suitable for multiple board cards |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160065215A1 (en) * | 2014-08-26 | 2016-03-03 | Samsung Electronics Co., Ltd. | Clock monitor and system on chip including the same |
| CN106788853A (en) * | 2017-01-26 | 2017-05-31 | 华为技术有限公司 | A kind of clock synchronization apparatus and method |
| CN107070577A (en) * | 2017-03-28 | 2017-08-18 | 深圳怡化电脑股份有限公司 | The synchronous method and its equipment of a kind of equipment clock |
| CN107145468A (en) * | 2017-07-19 | 2017-09-08 | 中国科学技术大学 | Signal generating and reading device and control method |
| US20200201292A1 (en) * | 2016-05-09 | 2020-06-25 | Strong Force Iot Portfolio 2016, Llc | Method for data collection and frequency analysis with self-organization functionality |
| CN111598727A (en) * | 2020-07-23 | 2020-08-28 | 国网江西省电力有限公司电力科学研究院 | Method for improving metering clock synchronization of intelligent substation based on code phase counting method |
| CN111707852A (en) * | 2020-06-29 | 2020-09-25 | 济南浪潮高新科技投资发展有限公司 | Method, device, equipment and storage medium for synchronizing signals of multi-channel waveform generator |
| CN111880603A (en) * | 2020-07-27 | 2020-11-03 | 济南浪潮高新科技投资发展有限公司 | Multi-chassis feedback result control trigger synchronization method, device, equipment and medium |
| CN112532215A (en) * | 2020-11-30 | 2021-03-19 | 济南浪潮高新科技投资发展有限公司 | Multi-channel synchronization signal generation system, method, equipment and medium |
| CN113423136A (en) * | 2021-06-22 | 2021-09-21 | 展讯通信（上海）有限公司 | Crystal oscillator clock calibration method, device, medium and equipment |
-
2022
- 2022-01-26 CN CN202210091563.0A patent/CN114528998B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160065215A1 (en) * | 2014-08-26 | 2016-03-03 | Samsung Electronics Co., Ltd. | Clock monitor and system on chip including the same |
| US20200201292A1 (en) * | 2016-05-09 | 2020-06-25 | Strong Force Iot Portfolio 2016, Llc | Method for data collection and frequency analysis with self-organization functionality |
| CN106788853A (en) * | 2017-01-26 | 2017-05-31 | 华为技术有限公司 | A kind of clock synchronization apparatus and method |
| CN107070577A (en) * | 2017-03-28 | 2017-08-18 | 深圳怡化电脑股份有限公司 | The synchronous method and its equipment of a kind of equipment clock |
| CN107145468A (en) * | 2017-07-19 | 2017-09-08 | 中国科学技术大学 | Signal generating and reading device and control method |
| CN111707852A (en) * | 2020-06-29 | 2020-09-25 | 济南浪潮高新科技投资发展有限公司 | Method, device, equipment and storage medium for synchronizing signals of multi-channel waveform generator |
| CN111598727A (en) * | 2020-07-23 | 2020-08-28 | 国网江西省电力有限公司电力科学研究院 | Method for improving metering clock synchronization of intelligent substation based on code phase counting method |
| CN111880603A (en) * | 2020-07-27 | 2020-11-03 | 济南浪潮高新科技投资发展有限公司 | Multi-chassis feedback result control trigger synchronization method, device, equipment and medium |
| CN112532215A (en) * | 2020-11-30 | 2021-03-19 | 济南浪潮高新科技投资发展有限公司 | Multi-channel synchronization signal generation system, method, equipment and medium |
| CN113423136A (en) * | 2021-06-22 | 2021-09-21 | 展讯通信（上海）有限公司 | Crystal oscillator clock calibration method, device, medium and equipment |
Non-Patent Citations (4)
| Title |
|---|
| CUI BAOJIAN 等: "An Improved Time Synchronous System Based on GPS Disciplined Rubidium", 《2010 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION》 * |
| 刘璐: "基于TDC技术的高分辨率测时仪的设计与实现", 《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》 * |
| 王志成 等: "数控系统现场总线时钟同步机制的设计", 《中国机械工程》 * |
| 郭宇 等: "高精度测量系统的时间基准确定和相位校准方法研究", 《全球定位系统》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115001646A (en) * | 2022-08-01 | 2022-09-02 | 杭州加速科技有限公司 | Clock synchronization calibration method and device suitable for multiple board cards |
| CN115001646B (en) * | 2022-08-01 | 2022-11-18 | 杭州加速科技有限公司 | Clock synchronization calibration method and device suitable for multiple board cards |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114528998B (en) | 2023-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109739929B (en) | Data synchronization method, device and system | |
| CN110321387B (en) | Data synchronization method, equipment and terminal equipment | |
| CN107277594B (en) | Method and device for synchronizing video and audio with bullet screen | |
| CN109241165B (en) | Method, device and equipment for determining database synchronization delay | |
| US20180329971A1 (en) | Data transfer between multiple databases | |
| CN114528998A (en) | Multi-board-card signal synchronization method, device and medium for quantum measurement and control system | |
| CN110716965A (en) | Query method, device and equipment in block chain type account book | |
| CN110708133B (en) | Method and device for clock synchronization and time synchronization in system based on FPGA | |
| CN107798039A (en) | A kind of method of data synchronization and device | |
| CN112783848A (en) | Data synchronization method and device and electronic equipment | |
| CN110580212B (en) | Data export method and device of application program, electronic equipment and storage medium | |
| CN109446271B (en) | Data synchronization method, device, equipment and medium | |
| CN108959330A (en) | A kind of processing of database, data query method and apparatus | |
| CN109150643A (en) | A kind of business processing method for detecting abnormality and device | |
| CN111367916A (en) | Data storage method and device | |
| CN110888622A (en) | Method, device, equipment and medium for realizing asynchronous FIFO (first in first out) with any depth | |
| CN112532215B (en) | Multi-channel synchronous signal generation system, method, equipment and medium | |
| CN114553895A (en) | Data synchronization method, system, storage medium and electronic equipment | |
| CN111309475B (en) | Detection task execution method and equipment | |
| CN111291127B (en) | Data synchronization method, device, server and storage medium | |
| CN114528121A (en) | Power grid standing book data distribution method and device | |
| CN114878878A (en) | Method, device and medium for synchronizing arbitrary waveform generator | |
| CN116418823A (en) | Data processing method, device, storage medium and electronic equipment | |
| CN116126965A (en) | Data synchronization method, device, computer equipment and storage medium | |
| CN111444198B (en) | Transaction storage and query method based on centralized block chain type account book |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |