CN114285956A - Video sharing circuit, method and device and electronic equipment - Google Patents
Video sharing circuit, method and device and electronic equipment Download PDFInfo
- Publication number
- CN114285956A CN114285956A CN202111626279.0A CN202111626279A CN114285956A CN 114285956 A CN114285956 A CN 114285956A CN 202111626279 A CN202111626279 A CN 202111626279A CN 114285956 A CN114285956 A CN 114285956A
- Authority
- CN
- China
- Prior art keywords
- video
- video source
- processing
- source
- dram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
The application discloses a video sharing circuit, a video sharing method, a video sharing device and electronic equipment, and belongs to the technical field of image processing. The specific scheme comprises the following steps: the system comprises a main control chip and an image processing chip, wherein the main control chip is connected with the image processing chip; the main control chip is used for acquiring a first video source, determining a processing standard of the first video source, and sending the first video source and the processing standard to the image processing chip; the image processing chip is used for receiving the first video source and the processing standard, executing target operation on the first video source according to the processing standard to obtain a second video source, and transmitting the second video source back to the main control chip; the main control chip is also used for sending the second video source to second electronic equipment; and the video display effect of the second video source is better than that of the first video source.
Description
Technical Field
The application belongs to the technical field of image processing, and particularly relates to a video sharing circuit, a video sharing method, a video sharing device and electronic equipment.
Background
With the development of electronic technology, people have higher and higher requirements on image display effects, and therefore, the display refresh rate of the display screen is higher and higher.
In the related art, the display screen can display the image effect corresponding to the image parameter according to the image parameter of the video source, and when the video source is shared, the sharing party can share the video source to the shared party according to the image parameter of the local video source.
Disclosure of Invention
An object of the embodiments of the present application is to provide a video sharing circuit, a video sharing method, a video sharing device, and an electronic device, which can solve the problem of poor video display effect.
In a first aspect, an embodiment of the present application provides a video sharing circuit, which is applied to a first electronic device and includes a main control chip and an image processing chip, where the main control chip is connected to the image processing chip; the main control chip is used for acquiring a first video source, determining a processing standard of the first video source, and sending the first video source and the processing standard to the image processing chip; the image processing chip is used for receiving the first video source and the processing standard, executing target operation on the first video source according to the processing standard to obtain a second video source, and transmitting the second video source back to the main control chip; the main control chip is also used for sending the second video source to second electronic equipment; and the video display effect of the second video source is better than that of the first video source.
In a second aspect, an embodiment of the present application provides a video sharing apparatus, including the video sharing circuit according to the first aspect.
In a third aspect, an embodiment of the present application provides a video sharing method, where the method is applied to the video sharing apparatus according to the second aspect, and the method includes: the method comprises the steps that a main control chip obtains a first video source, determines a processing standard of the first video source, and sends the first video source and the processing standard to an image processing chip; the image processing chip receives the first video source and the processing standard, executes target operation on the first video source according to the processing standard to obtain a second video source, and transmits the second video source back to the main control chip; the main control chip sends the second video source to second electronic equipment; and the video display effect of the second video source is better than that of the first video source.
In a fourth aspect, an embodiment of the present application provides an electronic device, which includes the video sharing circuit according to the first aspect, a processor, a memory, and a program or instructions stored in the memory and executable on the processor, where the program or instructions, when executed by the processor, implement the steps of the method according to the third aspect.
In a fifth aspect, an embodiment of the present application provides a chip, where the chip includes a processor and a communication interface, where the communication interface is coupled to the processor, and the processor is configured to execute a program or instructions to implement steps performed by an image processing chip in the method according to the first aspect, or to implement steps performed by a main control chip in the method according to the first aspect.
In the embodiment of the application, the main control chip is used for acquiring a first video source, determining a processing standard of the first video source, and sending the first video source and the processing standard to the image processing chip; the image processing chip is used for receiving the first video source and the processing standard, executing target operation on the first video source according to the processing standard to obtain a second video source, and transmitting the second video source back to the main control chip; the main control chip is also used for sending the second video source to second electronic equipment; and the video display effect of the second video source is better than that of the first video source. Through the scheme, the image processing chip can perform target operation on the first video source sent by the main control chip according to the processing standard determined by the main control chip before sending the video source to the second electronic equipment, so that the second video source with the video display effect superior to that of the first video source is obtained, and therefore the video source with the better video display effect can be sent to the second electronic equipment. Therefore, the video sharing experience among users can be improved, and the watching requirement of the users on high-quality display effect videos is met.
Drawings
Fig. 1 is a schematic structural diagram of a main control chip provided in an embodiment of the present application;
fig. 2 is a second schematic structural diagram of a main control chip according to an embodiment of the present disclosure;
fig. 3 is a schematic view of a video sharing method according to an embodiment of the present disclosure;
FIG. 4 is a hardware diagram of an electronic device provided by an embodiment of the present application;
fig. 5 is a second hardware schematic diagram of an electronic device according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be described clearly below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some, but not all, embodiments of the present application. All other embodiments that can be derived by one of ordinary skill in the art from the embodiments given herein are intended to be within the scope of the present disclosure.
The terms first, second and the like in the description and in the claims of the present application are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It will be appreciated that the data so used may be interchanged under appropriate circumstances such that embodiments of the application may be practiced in sequences other than those illustrated or described herein, and that the terms "first," "second," and the like are generally used herein in a generic sense and do not limit the number of terms, e.g., the first term can be one or more than one. In addition, "and/or" in the specification and claims means at least one of connected objects, a character "/" generally means that a preceding and succeeding related objects are in an "or" relationship.
The video sharing circuit, the video sharing method, the video sharing device, and the electronic device provided in the embodiments of the present application are described in detail below with reference to the accompanying drawings through specific embodiments and application scenarios thereof.
The embodiment of the application provides a video sharing system, which at least comprises a first electronic device and a second electronic device, wherein the first electronic device and the second electronic device comprise but are not limited to a mobile phone, a tablet computer, a camera, a wearable device and the like.
As shown in fig. 1, the first electronic device may include: the image processing system comprises a main control chip 100 and an image processing chip 200, wherein the main control chip 100 is connected with the image processing chip 200.
The main control chip 100 may be configured to obtain a first video source, determine a processing standard for the first video source, and send the first video source and the processing standard to an image processing chip; the image processing chip 200 may be configured to receive a first video source and a processing standard, perform a target operation on the first video source according to the processing standard to obtain a second video source, and transmit the second video source back to the main control chip; the main control chip 100 may also be configured to send a second video source to a second electronic device; and the video display effect of the second video source is better than that of the first video source.
Optionally, the main control chip 100 may include a Central Processing Unit (CPU), a Dynamic Random Access Memory (DRAM), a display controller, a first output interface, a first input interface, a first control interface, and a third output interface. The image Processing chip 200 may include an NPU (Neural-network Processing Units), a second output interface, a second input interface, and a second control interface. The CPU is connected with the first DRAM, the first DRAM is connected with the display controller, the display controller is connected with the first output interface, the first output interface is connected with the second input interface, the second input interface is connected with the NPU, the NPU is connected with the second output interface, the second output interface is connected with the first input interface, the first input interface is connected with the display controller, the CPU is further used for being connected with the second control interface through the first control interface, and the third output interface is connected with the first DRAM.
The CPU can be used for acquiring a first video source and storing the first video source in the first DRAM, the display controller is used for acquiring the first video source from the first DRAM and sequentially sending the first video source to the second input interface through the first output interface in a video frame mode, and the CPU is further used for determining a processing standard of the first video source and sending the processing standard to the second control interface through the first control interface.
The NPU may be configured to obtain the first video source from the second input interface, obtain the processing standard from the second control interface, and perform the target operation on the first video source according to the processing standard to obtain the second video source, where the second output interface is configured to return the second video source to the first input interface, and the first input interface is configured to store the received second video source in the first DRAM through the display controller;
the CPU may be further configured to obtain the second video source from the first DRAM, and send the second video source to the second electronic device through the third output interface.
Exemplarily, with continued reference to fig. 1, take the first DRAM as DRAM120, the Display Controller as Display Controller130, the first output interface as MIPI DSI TX140, the first input interface as MIPI DSI RX150, the first control interface as I2C/SPI Controller160, the third output interface as TX170, the second output interface as MIPI DSI TX220, the second input interface as MIPI DSI RX230, and the second control interface as I2C/SPI Controller240 as an example. CPU110 may retrieve and store the first video source in DRAM120, Display Controller130 may retrieve and sequentially transmit the first video source from DRAM120 to MIPI DSI RX230 through MIPI DSI TX140 in the form of a video frame, and CPU110 may determine and transmit a processing criterion for the first video source to I2C/SPI Controller240 through I2C/SPI Controller 160. Then, the NPU210 may obtain the first video source from the MIPI DSI RX230, obtain the processing standard from the I2C/SPI Controller240, and perform the target operation on the first video source according to the processing standard to obtain the second video source. After that, MIPI DSI TX220 may transmit the second video source back to MIPI DSI RX150, and MIPI DSI RX150 may store the received second video source in DRAM120 through Display Controller 130. Finally, the CPU110 may retrieve the second video source from the DRAM120 and send it to the second electronic device via TX 170.
Optionally, with continued reference to fig. 1, the NPU may include a MEMC211 module (Motion estimation and Motion Compensation) and a second DRAM212, the MEMC211 module is connected to the second DRAM212, and the second DRAM212 is respectively connected to the second input interface and the second output interface. The second input interface may be used to store the received first video source in the second DRAM 212; the MEMC211 module may be configured to obtain a first video source from the second DRAM212, obtain the processing standard from the second control interface, and perform a first operation on all adjacent video frames in the first video source according to the processing standard to obtain the second video source, where the first operation includes: determining a first video frame and a second video frame; determining the number of video frames required to be inserted between the first video frame and the second video frame according to the processing standard to obtain a target number; generating the target number of video frames according to the image characteristics of the first video frame and the image characteristics of the second video frame; inserting the target number of video frames between the first video frame and the second video frame; the first video frame and the second video frame are any two adjacent video frames in the first video source; the MEMC211 module is also used to store a second video source in the second DRAM 212; and the second output interface is used for acquiring a second video source from the second DRAM and transmitting the second video source back to the main control chip.
Optionally, as shown in fig. 2, the image processing chip 200 may further include a Real SR 213, and the Real SR 213 is connected to the second DRAM 212. The image quality processing module Real SR 213 may be configured to obtain the second video source from the second DRAM212, perform the super-resolution processing and the high dynamic range imaging processing on the second video source, and store the processed second video source in the second DRAM 212.
As shown in fig. 3, an embodiment of the present invention further provides a video sharing method, where the video sharing method is applicable to a first electronic device, and the video sharing apparatus of the first electronic device includes the video sharing circuit shown in fig. 1-2, and the method includes steps 301 and 303:
If the user wants to share a certain video with other users, but the current display effect of the certain video is poor, in order to improve the display effect of the certain video, the user may perform a first input on the first electronic device, where the first input may include a first sub-input and a second sub-input, the first sub-input is used to determine a first video source that the user wants to share from video sources in the first electronic device, and the second sub-input is used to determine a processing criterion of the first video source, for example, if the frame rate of the first video source is 25FPS, the second sub-input may be an input that adjusts the frame rate of the first video source to 60 FPS. The main control chip can respond to the first input, acquire the first video source and determine a processing standard for the first video source, and then the main control chip can send the first video source and the processing standard to the image processing chip so that the image processing chip processes the first video source according to the processing standard.
Optionally, the main control chip may sequentially send the video frames in the first video source to the second input interface of the image processing chip through the first output interface; and generating a control instruction according to the determined processing standard, and sending the control instruction to the second control interface through the first control interface.
Specifically, since the image processing chip processes the video in units of video frames when processing the video, the main control chip can send the video frames in the first video source to the image processing chip one by one, thereby reducing the transmission pressure of the main control chip. Meanwhile, the main control chip can also generate a control instruction according to the processing standard of the first video source indicated by the user, and send the control instruction to the image processing chip, so that the image processing chip processes the first video source according to the control instruction. Thereby providing a processing basis for the video source processing process of the image processing chip.
Based on the scheme, the video frames in the first video source can be sequentially sent to the image processing chip, so that the transmission pressure of the main control chip can be reduced, and the processing time of the image processing chip can be shortened; because the control instruction can be generated according to the processing standard and sent to the image processing chip, the basis can be provided for the image processing chip to process the first video source.
Alternatively, the target operation may include at least one of a first operation for increasing a frame rate of the first video source and a second operation for increasing a display image quality of the first video source.
Specifically, after the image processing chip receives the first video source, on the one hand, the image processing chip may increase the frame rate of the first video source by performing a first operation on the first video source, for example, increasing the frame rate of the first video source from 25FPS to 60 FPS. Therefore, the video source processed by the first operation is smoother in the playing process. On the other hand, the image processing chip may improve the display image quality of the first video source by performing the second operation on the first video source, for example, improve the resolution, contrast, and the like of the first video source. Therefore, the picture of the video source processed by the second operation is clearer in the playing process.
Alternatively, in a case where the target operation includes the first operation, the MEMC module may perform the first operation on all adjacent video frames in the first video source according to the processing standard. The first operation includes: determining a first video frame and a second video frame; determining the number of video frames to be inserted between the first video frame and the second video frame according to the processing standard to obtain the target number; generating a target number of video frames according to the image characteristics of the first video frame and the image characteristics of the second video frame; inserting a target number of video frames between the first video frame and the second video frame; the first video frame and the second video frame are any two adjacent video frames in the first video source.
Specifically, the main control chip sends the video frames in the first video source to the image processing chip one by one, so that the two video frames can be subjected to frame interpolation processing after the image processing chip receives the two video frames.
For example, if it can be determined that a video frame needs to be inserted between every two adjacent video frames according to the processing standard, and the first video source includes video frame 1, video frame 2, and video frame 3, the MEMC module may determine transition video frame 1 according to the image features of video frame 1 and video frame 2, determine transition video frame 2 according to the image features of video frame 2 and video frame 3, then insert transition video frame 1 between video frame 1 and video frame 2, and insert transition video frame 2 between video frame 2 and video frame 3, so as to obtain the second video source: video frame 1, transition video frame 1, video frame 2, transition video frame 2, and video frame 3.
Based on the above scheme, because the frame rate of the first video source can be improved in a frame insertion mode, the problems of unsmooth and discontinuous pictures and the like can be avoided in the playing process of the first video source processed by the first operation, so that the picture playing process is smoother, and the watching experience of a user can be improved.
Alternatively, in a case where the target operation includes the second operation, the image quality processing module may perform the super-resolution processing and the high dynamic range imaging processing on each video frame in the first video source.
Specifically, the image quality processing module may improve the image resolution of the first video source by performing a super-resolution process on each video frame, and improve the image contrast of the first video source by performing a high dynamic range imaging process on each video frame.
It should be noted that, in the case that the target operation includes a first operation and a second operation, the image processing chip may perform the first operation on the first video source first, and then perform the second operation; the second operation may also be performed first, and the first operation may be performed specifically according to actual use requirements, which is not limited in the embodiment of the present application.
Based on the scheme, the image quality of the first video source can be improved in the modes of super-resolution processing and high-dynamic-range imaging processing, so that the processed first video source can be clearer in the picture in the playing process, and the watching experience of a user can be improved.
And step 303, the main control chip sends a second video source to the second electronic device.
Wherein the video refresh rate of the second electronic device is higher than the video refresh rate of the first electronic device. After receiving the second video source, the second electronic device can display the second video source, and the video display effect of the second video source is superior to that of the first video source on the first electronic device.
In this embodiment of the application, before sending the video source to the second electronic device, the image processing chip may perform the target operation on the first video source sent by the main control chip according to the processing standard determined by the main control chip, so as to obtain the second video source with a video display effect superior to that of the first video source, and therefore, the video source with a better video display effect may be sent to the second electronic device. Therefore, the video sharing experience among users can be improved, and the watching requirement of the users on high-quality display effect videos is met.
The video sharing device in the embodiment of the present application may be a device, or may also be a component, an integrated circuit, or a chip in a terminal. The device can be mobile electronic equipment or non-mobile electronic equipment. By way of example, the mobile electronic device may be a mobile phone, a tablet computer, a notebook computer, a palm top computer, a vehicle-mounted electronic device, a wearable device, an ultra-mobile personal computer (UMPC), a netbook or a Personal Digital Assistant (PDA), and the like, and the non-mobile electronic device may be a server, a Network Attached Storage (NAS), a Personal Computer (PC), a Television (TV), a teller machine or a self-service machine, and the like, and the embodiments of the present application are not particularly limited.
The video sharing device in the embodiment of the present application may be a device having an operating system. The operating system may be an Android operating system (Android), an iOS operating system, or other possible operating systems, which is not specifically limited in the embodiments of the present application.
Optionally, as shown in fig. 4, an electronic device 400 is further provided in an embodiment of the present application, and includes the video sharing circuit, a processor 401, a memory 402, and a program or an instruction stored in the memory 402 and executable on the processor 401, where the program or the instruction is executed by the processor 401 to implement each process of the video sharing method embodiment, and can achieve the same technical effect, and is not repeated here to avoid repetition.
It should be noted that the electronic device in the embodiment of the present application includes the mobile electronic device and the non-mobile electronic device described above.
Fig. 5 is a schematic diagram of a hardware structure of an electronic device implementing an embodiment of the present application.
The electronic device 1000 includes, but is not limited to: a radio frequency unit 1001, a network module 1002, an audio output unit 1003, an input unit 1004, a sensor 1005, a display unit 1006, a user input unit 1007, an interface unit 1008, a memory 1009, and a processor 1010.
Those skilled in the art will appreciate that the electronic device 1000 may further comprise a power source (e.g., a battery) for supplying power to various components, and the power source may be logically connected to the processor 1010 through a power management system, so as to implement functions of managing charging, discharging, and power consumption through the power management system. The electronic device structure shown in fig. 5 does not constitute a limitation of the electronic device, and the electronic device may include more or less components than those shown, or combine some components, or arrange different components, and thus, the description is omitted here.
The method comprises the steps that a main control chip acquires a first video source, determines a processing standard of the first video source, and sends the first video source and the processing standard to an image processing chip; the image processing chip receives the first video source and the processing standard, executes target operation on the first video source according to the processing standard to obtain a second video source, and transmits the second video source back to the main control chip; the main control chip sends the second video source to second electronic equipment; and the video display effect of the second video source is better than that of the first video source.
In this embodiment of the application, before sending the video source to the second electronic device, the image processing chip may perform the target operation on the first video source sent by the main control chip according to the processing standard determined by the main control chip, so as to obtain the second video source with a video display effect superior to that of the first video source, and therefore, the video source with a better video display effect may be sent to the second electronic device. Therefore, the video sharing experience among users can be improved, and the watching requirement of the users on high-quality display effect videos is met.
Optionally, in a case that the target operation includes the first operation, the image processing chip is specifically configured to: the MEMC module executes the first operation on all adjacent video frames in the first video source according to the processing standard; the first operation includes: determining a first video frame and a second video frame; determining the number of video frames required to be inserted between the first video frame and the second video frame according to the processing standard to obtain a target number; generating the target number of video frames according to the image characteristics of the first video frame and the image characteristics of the second video frame; inserting the target number of video frames between the first video frame and the second video frame; the first video frame and the second video frame are any two adjacent video frames in the first video source.
In the embodiment of the application, because the frame rate of the first video source can be improved in a frame insertion manner, the problems of unsmooth and discontinuous picture and the like can be avoided in the playing process of the first video source processed by the first operation, so that the picture playing process is smoother, and the watching experience of a user can be improved.
Optionally, in a case that the target operation includes the second operation, the image processing chip is specifically configured to: and the image quality processing module carries out super-resolution processing and high dynamic range imaging processing on each video frame in the first video source.
In the embodiment of the application, the image quality of the first video source can be improved in the modes of the super-resolution processing and the high dynamic range imaging processing, so that the processed first video source can be clearer in picture in the playing process, and the watching experience of a user can be improved.
Optionally, the main control chip is configured to sequentially send the video frames in the first video source to the second input interface through the first output interface; and generating a control instruction according to the processing standard, and sending the control instruction to the second control interface through the first control interface.
In the embodiment of the application, because the video frames in the first video source can be sequentially sent to the image processing chip, the transmission pressure of the main control chip can be reduced, and the processing time of the image processing chip can be shortened; because the control instruction can be generated according to the processing standard and sent to the image processing chip, the basis can be provided for the image processing chip to process the first video source.
It should be understood that in the embodiment of the present application, the input Unit 1004 may include a Graphics Processing Unit (GPU) 10041 and a microphone 10042, and the Graphics Processing Unit 10041 processes image data of still pictures or videos obtained by an image capturing device (such as a camera) in a video capturing mode or an image capturing mode. The display unit 1006 may include a display panel 10061, and the display panel 10061 may be configured in the form of a liquid crystal display, an organic light emitting diode, or the like. The user input unit 1007 includes a touch panel 10071 and other input devices 10072. The touch panel 10071 is also referred to as a touch screen. The touch panel 10071 may include two parts, a touch detection device and a touch controller. Other input devices 10072 may include, but are not limited to, a physical keyboard, function keys (e.g., volume control keys, switch keys, etc.), a trackball, a mouse, and a joystick, which are not described in detail herein. The memory 1009 may be used to store software programs as well as various data, including but not limited to application programs and operating systems. Processor 1010 may integrate an application processor that handles primarily operating systems, user interfaces, applications, etc. and a modem processor that handles primarily wireless communications. It will be appreciated that the modem processor described above may not be integrated into processor 1010.
The embodiment of the present application further provides a readable storage medium, where a program or an instruction is stored on the readable storage medium, and when the program or the instruction is executed by a processor, the program or the instruction implements each process of the video sharing method embodiment, and can achieve the same technical effect, and in order to avoid repetition, details are not repeated here.
The processor is the processor in the electronic device described in the above embodiment. The readable storage medium includes a computer readable storage medium, such as a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and so on.
An embodiment of the present application further provides a processing chip, where the processing chip includes a processor and a communication interface, the communication interface is coupled to the processor, the communication interface is used to transmit image data, and the processor is used to run a program or an instruction, so as to implement the steps executed by the image processing chip in the video sharing method. And the same technical effect can be achieved, and in order to avoid repetition, the description is omitted.
An embodiment of the present application further provides a control chip, where the control chip includes a processor and a communication interface, the communication interface is coupled to the processor, the communication interface is used to transmit image data, and the processor is used to run a program or an instruction, so as to implement the steps executed by the main control chip in the video sharing method. And the same technical effect can be achieved, and in order to avoid repetition, the description is omitted.
It should be understood that the chips mentioned in the embodiments of the present application may also be referred to as system-on-chip, system-on-chip or system-on-chip, etc.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element. Further, it should be noted that the scope of the methods and apparatus of the embodiments of the present application is not limited to performing the functions in the order illustrated or discussed, but may include performing the functions in a substantially simultaneous manner or in a reverse order based on the functions involved, e.g., the methods described may be performed in an order different than that described, and various steps may be added, omitted, or combined. In addition, features described with reference to certain examples may be combined in other examples.
Through the above description of the embodiments, those skilled in the art will clearly understand that the method of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation manner. Based on such understanding, the technical solutions of the present application may be embodied in the form of a computer software product, which is stored in a storage medium (e.g., ROM/RAM, magnetic disk, optical disk) and includes instructions for enabling a terminal (e.g., a mobile phone, a computer, a server, or a network device) to execute the method according to the embodiments of the present application.
While the present embodiments have been described with reference to the accompanying drawings, it is to be understood that the invention is not limited to the precise embodiments described above, which are meant to be illustrative and not restrictive, and that various changes may be made therein by those skilled in the art without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (11)
1. The video sharing circuit is applied to first electronic equipment and comprises a main control chip and an image processing chip, wherein the main control chip is connected with the image processing chip;
the main control chip is used for acquiring a first video source, determining a processing standard of the first video source, and sending the first video source and the processing standard to the image processing chip;
the image processing chip is used for receiving the first video source and the processing standard, executing target operation on the first video source according to the processing standard to obtain a second video source, and transmitting the second video source back to the main control chip;
the main control chip is also used for sending the second video source to second electronic equipment;
and the video display effect of the second video source is better than that of the first video source.
2. The video sharing circuit according to claim 1, wherein the main control chip comprises a CPU, a first DRAM, a display controller, a first output interface, a first input interface, a first control interface, and a third output interface, and the image processing chip comprises an NPU, a second output interface, a second input interface, and a second control interface;
the CPU is connected with the first DRAM, the first DRAM is connected with the display controller, the display controller is connected with the first output interface, the first output interface is connected with the second input interface, the second input interface is connected with the NPU, the NPU is connected with the second output interface, the second output interface is connected with the first input interface, the first input interface is connected with the display controller, the CPU is further used for being connected with the second control interface through the first control interface, and the third output interface is connected with the first DRAM;
the CPU is used for acquiring a first video source and storing the first video source in the first DRAM, the display controller is used for acquiring the first video source from the first DRAM and sequentially sending the first video source to the second input interface through the first output interface in a video frame mode, and the CPU is also used for determining a processing standard of the first video source and sending the processing standard to the second control interface through the first control interface;
the NPU is configured to obtain the first video source from the second input interface, obtain the processing standard from the second control interface, and perform the target operation on the first video source according to the processing standard to obtain the second video source, the second output interface is configured to return the second video source to the first input interface, and the first input interface is configured to store the received second video source in the first DRAM through the display controller;
the CPU is further used for obtaining the second video source from the first DRAM and sending the second video source to the second electronic equipment through the third output interface.
3. The video sharing circuit of claim 2, wherein the NPU comprises a MEMC module and a second DRAM, the MEMC module is connected to the second DRAM, and the second DRAM is respectively connected to the second input interface and the second output interface;
the second input interface is used for storing the received first video source in the second DRAM;
the MEMC module is configured to obtain the first video source from the second DRAM, obtain the processing standard from the second control interface, and perform a first operation on all adjacent video frames in the first video source according to the processing standard to obtain the second video source, where the first operation includes: determining a first video frame and a second video frame; determining the number of video frames required to be inserted between the first video frame and the second video frame according to the processing standard to obtain a target number; generating the target number of video frames according to the image characteristics of the first video frame and the image characteristics of the second video frame; inserting the target number of video frames between the first video frame and the second video frame; the first video frame and the second video frame are any two adjacent video frames in the first video source;
the MEMC module is further to store the second video source in the second DRAM;
and the second output interface is used for acquiring the second video source from the second DRAM and transmitting the second video source back to the main control chip.
4. The video sharing circuit according to claim 3, wherein the image processing chip further comprises a picture quality processing module, the picture quality processing module is connected to the second DRAM;
the image quality processing module is used for acquiring the second video source from the second DRAM, performing super-resolution processing and high dynamic range imaging processing on the second video source, and storing the processed second video source in the second DRAM.
5. A video sharing apparatus comprising the video sharing circuit according to any one of claims 1 to 4.
6. The video sharing method is applied to the video sharing device according to claim 5, and comprises:
the method comprises the steps that a main control chip obtains a first video source, determines a processing standard of the first video source, and sends the first video source and the processing standard to an image processing chip;
the image processing chip receives the first video source and the processing standard, executes target operation on the first video source according to the processing standard to obtain a second video source, and transmits the second video source back to the main control chip;
the main control chip sends the second video source to second electronic equipment;
and the video display effect of the second video source is better than that of the first video source.
7. The video sharing method according to claim 6, wherein the target operation comprises at least one of a first operation and a second operation, the first operation is used for increasing a frame rate of the first video source, and the second operation is used for increasing a display quality of the first video source.
8. The video sharing method according to claim 7, wherein in the case that the target operation includes the first operation, the performing the target operation on the first video source according to the processing standard includes:
the MEMC module executes the first operation on all adjacent video frames in the first video source according to the processing standard;
the first operation includes:
determining a first video frame and a second video frame;
determining the number of video frames required to be inserted between the first video frame and the second video frame according to the processing standard to obtain a target number;
generating the target number of video frames according to the image characteristics of the first video frame and the image characteristics of the second video frame;
inserting the target number of video frames between the first video frame and the second video frame;
the first video frame and the second video frame are any two adjacent video frames in the first video source.
9. The video sharing method according to claim 7, wherein in the case that the target operation includes the second operation, the performing the target operation on the first video source according to the processing standard includes:
the image quality processing module carries out super-resolution processing and high dynamic range imaging processing on each video frame in the first video source.
10. The video sharing method according to any one of claims 6 to 9, wherein the sending the first video source and the processing standard to the image processing chip comprises:
the main control chip sequentially sends the video frames in the first video source to the second input interface through the first output interface;
and the main control chip generates a control instruction according to the processing standard and sends the control instruction to the second control interface through the first control interface.
11. An electronic device comprising the video sharing circuit of claims 1-4, a processor, and a memory, the memory storing a program or instructions executable on the processor, the program or instructions when executed by the processor implementing the steps of the video sharing method of any of claims 6-10.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111626279.0A CN114285956A (en) | 2021-12-28 | 2021-12-28 | Video sharing circuit, method and device and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111626279.0A CN114285956A (en) | 2021-12-28 | 2021-12-28 | Video sharing circuit, method and device and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114285956A true CN114285956A (en) | 2022-04-05 |
Family
ID=80876989
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111626279.0A Pending CN114285956A (en) | 2021-12-28 | 2021-12-28 | Video sharing circuit, method and device and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114285956A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024051674A1 (en) * | 2022-09-09 | 2024-03-14 | 维沃移动通信有限公司 | Image processing circuit and electronic device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110166720A (en) * | 2018-02-14 | 2019-08-23 | 瑞昱半导体股份有限公司 | Processing system for video and processing chip |
| CN111225150A (en) * | 2020-01-20 | 2020-06-02 | Oppo广东移动通信有限公司 | Method for processing interpolation frame and related product |
| CN111918098A (en) * | 2020-09-16 | 2020-11-10 | Oppo广东移动通信有限公司 | Video processing method and device, electronic equipment, server and storage medium |
| CN112004086A (en) * | 2020-08-21 | 2020-11-27 | Oppo广东移动通信有限公司 | Video data processing method and device |
-
2021
- 2021-12-28 CN CN202111626279.0A patent/CN114285956A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110166720A (en) * | 2018-02-14 | 2019-08-23 | 瑞昱半导体股份有限公司 | Processing system for video and processing chip |
| CN111225150A (en) * | 2020-01-20 | 2020-06-02 | Oppo广东移动通信有限公司 | Method for processing interpolation frame and related product |
| CN112004086A (en) * | 2020-08-21 | 2020-11-27 | Oppo广东移动通信有限公司 | Video data processing method and device |
| CN111918098A (en) * | 2020-09-16 | 2020-11-10 | Oppo广东移动通信有限公司 | Video processing method and device, electronic equipment, server and storage medium |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024051674A1 (en) * | 2022-09-09 | 2024-03-14 | 维沃移动通信有限公司 | Image processing circuit and electronic device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20220201205A1 (en) | Video stream processing method, device, terminal device, and computer-readable storage medium | |
| US20140368604A1 (en) | Automated privacy adjustments to video conferencing streams | |
| CN111601066B (en) | Information acquisition method and device, electronic equipment and storage medium | |
| CN106658064B (en) | Virtual gift display method and device | |
| JP2014528209A (en) | Media coding using change regions | |
| WO2022161280A1 (en) | Video frame interpolation method and apparatus, and electronic device | |
| US20240080572A1 (en) | Photographing method and apparatus, and electronic device | |
| CN113835656A (en) | Display method and device and electronic equipment | |
| CN113014804A (en) | Image processing method, image processing device, electronic equipment and readable storage medium | |
| CN113721876A (en) | Screen projection processing method and related equipment | |
| CN114449503A (en) | Bluetooth connection method and Bluetooth connection device | |
| CN113835657A (en) | Display method and electronic equipment | |
| CN114285956A (en) | Video sharing circuit, method and device and electronic equipment | |
| CN114268707A (en) | Image processing method and device and electronic equipment | |
| CN112199149A (en) | Interface rendering method and device and electronic equipment | |
| CN113518143B (en) | Interface input source switching method and device, electronic equipment and storage medium | |
| CN113535645B (en) | Display method and device of shared document, electronic equipment and storage medium | |
| CN117319388A (en) | Force calculation service method, device and terminal | |
| CN113891158A (en) | Video playing method, device, system, electronic equipment and storage medium | |
| CN114245144A (en) | Frame insertion method and electronic equipment | |
| CN113901009A (en) | Multimedia file processing method and device, electronic equipment and medium | |
| CN114338953A (en) | Video processing circuit, video processing method and electronic device | |
| CN116419044A (en) | Media data processing unit, method and electronic equipment | |
| CN116761021A (en) | Image processing method and electronic device | |
| CN115633251A (en) | Image processing method, circuit and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |