CN114281526B - Self-adaptive control right allocation method, system and device for FRU information memory - Google Patents

Self-adaptive control right allocation method, system and device for FRU information memory Download PDF

Info

Publication number
CN114281526B
CN114281526B CN202111437231.5A CN202111437231A CN114281526B CN 114281526 B CN114281526 B CN 114281526B CN 202111437231 A CN202111437231 A CN 202111437231A CN 114281526 B CN114281526 B CN 114281526B
Authority
CN
China
Prior art keywords
fru information
bmc
control right
bios
fru
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111437231.5A
Other languages
Chinese (zh)
Other versions
CN114281526A (en
Inventor
马晓宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202111437231.5A priority Critical patent/CN114281526B/en
Publication of CN114281526A publication Critical patent/CN114281526A/en
Application granted granted Critical
Publication of CN114281526B publication Critical patent/CN114281526B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The invention provides a self-adaptive control right distribution method, a self-adaptive control right distribution system and a self-adaptive control right distribution device for FRU information storage, wherein the self-adaptive control right distribution method comprises the following steps: connecting the I2C channels of the BMC and the BIOS to a dual-host selection chip, and connecting the dual-host selection chip to the FRU information memory; setting BMC and BIOS into FRU information storage format consistent with memory; when the BMC is in place, the BMC and the BOIS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory; when the BMC is out of place, the BOIS grasps the control right of the double-host selection chip, and performs the read-write operation of FRU information on the FRU information memory in the system starting stage. The invention dynamically realizes flexible control of BMC and BIOS on FRU information, and both can simultaneously have the function of writing FRU information, thereby not only meeting the functions of remote and batch quick setting of a large number of board FRU information of BMC in a general state, but also supporting the FRU information read-write of a remote in-band system through BIOS.

Description

Self-adaptive control right allocation method, system and device for FRU information memory
Technical Field
The invention relates to the technical field of computers, in particular to a self-adaptive control right distribution method, a self-adaptive control right distribution system and a self-adaptive control right distribution device for FRU information storage.
Background
The FRU generic name Field Replaceable Unit contains Chassis, board and Product fields, and each field corresponds to different information, specifically including a server manufacturer, a server ID number, a server asset number, a server delivery date, a server in a machine room location, and so on.
In order to be convenient for a user to freely select customized configuration in the edge server, a detachable modularized BMC configuration scheme of 'RunBMC' is adopted. In this case, the server operation needs to adaptively support both operation policies of the presence or absence of the BMC. For the general server system, the BMC controls the read-write function of FRU information of the whole machine and the board card, and the BIOS interacts with the BMC to acquire the FRU information in the starting process of the system, so that the read-write of the FRU information to the EEPROM is not involved. To implement the function of reading and writing the FRU information when the BMC is not in time, the task of communicating with the EEPROM needs to be performed by the BIOS, and the BMC needs to wait for the BIOS to send the FRU information in the starting process, so that the BMC is not involved in the modification of the FRU. However, the BIOS can only run in the starting process, and performs the read-write operation of the FRU, so that the remote and batch quick implementation superiority of the BMC is lost.
Disclosure of Invention
Aiming at the problems, the invention aims to provide a self-adaptive control right distribution method, a self-adaptive control right distribution system and a self-adaptive control right distribution device for FRU information storage, which realize that BIOS and BMC perform read-write operation on the FRU information storage together, realize the self-adaptive distribution of channels under different conditions by dynamically distributing the control right of the FRU information storage through a double-host selection chip, and simultaneously reserve the read-write functions of the BMC and the BIOS on the FRU information storage.
The invention aims to achieve the aim, and the aim is achieved by the following technical scheme: an adaptive control right allocation method for an FRU information memory, comprising:
connecting the I2C channels of the BMC and the BIOS to a dual-host selection chip, and connecting the dual-host selection chip to the FRU information memory;
setting BMC and BIOS into FRU information storage format consistent with memory;
when the BMC is in place, the BMC and the BIOS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory;
when the BMC is out of place, the BIOS grasps the control right of the double-host selection chip, and executes the read-write operation of FRU information on the FRU information memory in the system starting stage.
Further, the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, including:
in the system shutdown state, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
Further, the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, and the method further comprises:
after the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring the information stored in the memory, and the writing function of the FRU information is temporarily closed.
Further, the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, and the method further comprises:
in the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC;
if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion.
Further, the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, and the method further comprises:
when the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
Further, the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, and the method further comprises:
if the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the double-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
Further, the dual host selection chip adopts a PCA9641 chip, and the FRU information memory adopts an EEPROM chip.
Further, the FRU information memory is used only to hold FRU information.
Correspondingly, the invention also discloses a self-adaptive control right distribution system of the FRU information storage, which comprises the following steps:
the connecting unit is used for connecting the I2C channels of the BMC and the BIOS to the dual-host selection chip and connecting the dual-host selection chip to the FRU information memory;
the setting unit is used for setting the BMC and the BIOS into FRU information storage formats consistent with the memory;
the first distribution unit is used for dynamically distributing the control right of the double-host selection chip by the BMC and the BIOS according to the on-off state of the system when the BMC is in place, and performing read-write operation of FRU information on the FRU information memory;
and the second distribution unit is used for controlling the BIOS to master the control right of the double-host selection chip when the BMC is out of position and executing the read-write operation of FRU information on the FRU information memory in the system starting stage.
Further, the first distribution unit is specifically configured to:
in the system shutdown state, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
After the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring the information stored in the memory, and the writing function of the FRU information is temporarily closed.
In the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC; if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion.
When the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
If the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the double-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
Correspondingly, the invention discloses a self-adaptive control right distribution device of FRU information storage, comprising:
the memory is used for storing an adaptive control right allocation program of the FRU information memory;
a processor for implementing the steps of the adaptive control right allocation method of the FRU information storage according to any one of the above when executing the adaptive control right allocation program of the FRU information storage.
Compared with the prior art, the invention has the beneficial effects that:
1. the invention dynamically realizes flexible control of the FRU information by the BMC and the BIOS by adaptively distributing the control rights of the dual-host selection chip, and the BMC and the BIOS can simultaneously have the function of writing the FRU information, thereby not only meeting the functions of remotely and rapidly setting a large number of board card FRU information in batches under a general state, but also supporting the FRU information reading and writing by the BIOS in a remote in-band system. The problem that BIOS FRU can not be realized through BMC interaction under the condition of optionally matching RunBMC in the edge server is solved.
2. According to the invention, in the starting-up process, the BIOS is utilized to judge the health state of the BMC to determine whether FRU information is acquired by the BMC, when the BMC is abnormal, the BIOS can autonomously acquire the FRU information of the board card and display the FRU information on a setup interface, so that the operation and maintenance personnel can conveniently position the abnormal BMC machine. The problem that remote quick positioning cannot be realized through a private network under the abnormal state of the BMC network is solved, and the server is convenient to overhaul, maintain and the like.
3. The invention provides an adaptive scheme for jointly processing FRU EEPROM by BIOS and BMC, which dynamically allocates EEPROM control rights through a dual-host selection chip, realizes adaptive allocation of channels under different conditions, and simultaneously reserves the read-write function of BMC and BIOS on FRU.
It can be seen that the present invention has outstanding substantial features and significant advances over the prior art, as well as the benefits of its implementation.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings can be obtained according to the provided drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of a method of an embodiment of the present invention.
FIG. 2 is an adaptive interactive hardware topology diagram of an embodiment of the present invention.
Fig. 3 is a system configuration diagram of an embodiment of the present invention.
In the figure, 1 is a connection unit; 2 is a setting unit; 3 is a first dispensing unit; 4 is a second distribution unit.
Detailed Description
The core of the invention is to provide a self-adaptive control right distribution method of FRU information memory, in the prior art, a server needs to self-adaptively support two operation strategies of whether BMC exists or not. For the general server system, the BMC controls the read-write function of FRU information of the whole machine and the board card, and the BIOS interacts with the BMC to acquire the FRU information in the starting process of the system, so that the read-write of the FRU information to the EEPROM is not involved. To implement the function of reading and writing the FRU information when the BMC is not in time, the task of communicating with the EEPROM needs to be performed by the BIOS, and the BMC needs to wait for the BIOS to send the FRU information in the starting process, so that the BMC is not involved in the modification of the FRU. However, the BIOS can only run in the starting process, and performs the read-write operation of the FRU, so that the remote and batch quick implementation superiority of the BMC is lost.
The invention provides a self-adaptive control right distribution method of FRU information memory, firstly, connecting the I2C channels of BMC and BIOS to a double-host selection chip, and connecting the BMC and BIOS to the FRU information memory through the double-host selection chip; the BMC and BIOS are set to FRU information storage formats consistent with memory. When the BMC is in place, the BMC and the BIOS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory; when the BMC is out of place, the BIOS grasps the control right of the double-host selection chip, and executes the read-write operation of FRU information on the FRU information memory in the system starting stage. Therefore, the invention realizes the read-write operation of the FRU information memory by the BIOS and the BMC together, dynamically distributes the control right of the FRU information memory by the double-host selection chip, realizes the self-adaptive distribution of channels under different conditions, and simultaneously reserves the read-write function of the BMC and the BIOS to the FRU information memory.
In order to better understand the aspects of the present invention, the present invention will be described in further detail with reference to the accompanying drawings and detailed description. It will be apparent that the described embodiments are only some, but not all, embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Embodiment one:
as shown in fig. 1, the embodiment provides an adaptive control right allocation method for a FRU information memory, which includes the following steps:
s1: the I2C channels of the BMC and the BIOS are connected to the dual host selection chip, and are connected to the FRU information memory through the dual host selection chip. Wherein the FRU information memory is used only for storing FRU information.
S2: the BMC and BIOS are set to FRU information storage formats consistent with memory.
S3: when the BMC is in place, the BMC and the BIOS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory.
In the step, the automatic switching of the control right of the double-host selection chip is performed according to the on-off state. Specifically:
in the system shutdown state, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
After the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring the information stored in the memory, and the writing function of the FRU information is temporarily closed.
In the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC; if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion.
When the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
In addition, if the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the dual-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
S4: when the BMC is out of place, the BIOS grasps the control right of the double-host selection chip, and executes the read-write operation of FRU information on the FRU information memory in the system starting stage.
It should be noted that, in this embodiment, the dual-host selection chip uses a PCA9641 chip, and the FRU information memory uses an EEPROM chip.
The embodiment provides a self-adaptive control right distribution method of FRU information storage, which dynamically realizes flexible control of BMC and BIOS on FRU information by self-adaptively distributing control right of double-host selection chips, and the two can simultaneously have the function of writing FRU information, thereby not only meeting the functions of remotely and rapidly setting a large number of board card FRU information in batches of BMC in a general state, but also supporting the FRU information read-write of a remote in-band system through BIOS. The problem that BIOS FRU can not be realized through BMC interaction under the condition of optionally matching RunBMC in the edge server is solved.
Embodiment two:
based on the first embodiment, the present embodiment also discloses a method for allocating adaptive control rights of the FRU information memory, which specifically includes the following steps:
1. as shown in fig. 2, the I2C channels of the BMC and BIOS are connected to two different channels of the PCA9641 chip, and through the PCA9641 chip to the EEPROM that holds the FRU information.
2. The BMC and the FRU information format stored and set by the BIOS are kept consistent, and the format is kept consistent with the FRU information set in the EEPROM. The aim is to make the FRU information set by BMC and BIOS accurately analyzed. The EEPROM for storing FRU information does not store other information any more, so that the function is not affected.
3. The following scheme is installed to set the FRU control right allocation scheme:
3.1, when RunBMC is in place:
3.1.1, under the system shutdown state, the BMC acquires the PCA9641 control right to realize the read-write function of the FRU, and is consistent with the general function;
3.1.2, after the boot operation is executed, the BMC discards the PCA9641 control right, and does not read and write the EEPROM with FRU information in the boot process. The BMC displays FRU information by acquiring information stored in a memory, and temporarily closes the FRU writing function (IPMI);
3.1.3 in the starting-up process, the BIOS and the BMC can normally communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC, but if the Selftest information of the BMC returns to Failed, the health state of the BMC is judged to be abnormal, the BIOS acquires the control right of PCA9641, the FRU information is independently read, and the control right is discarded after the FRU information is read. In addition, if the FRU writing command of the BIOS is received before the power-on, the BIOS will also acquire the PCA9641 control right, write FRU information, and discard the control right;
3.1.4, after the startup is completed, the BMC detects the POST Code interacted by the BIOS, and after the startup is completed, the PCA9641 control right is acquired again, and FRU is read and written normally.
3.2, when RunBMC is out of place:
3.2.1, the control right of PCA9641 will be grasped by BIOS, and the FRU information is read and written during the start-up stage.
The embodiment provides a self-adaptive control right distribution method of FRU information storage, which dynamically realizes flexible control of BMC and BIOS on FRU by self-adaptively distributing PCA9641 control right, and can simultaneously have the function of writing FRU, thereby not only meeting the functions of remote and batch quick setting of a large number of board FRU of BMC in a general state, but also supporting the FRU reading and writing of a remote in-band system through BIOS. The problem that BIOS FRU can not be realized through BMC interaction under the condition of optionally matching RunBMC in the edge server is solved.
Embodiment III:
based on the first embodiment, as shown in fig. 3, the invention also discloses an adaptive control right distribution system of the FRU information storage, which comprises: a connection unit 1, a setting unit 2, a first distribution unit 3 and a second distribution unit 4.
The connection unit 1 is used for connecting the I2C channels of the BMC and the BIOS to the dual-host selection chip and connecting to the FRU information memory through the dual-host selection chip.
And the setting unit 2 is used for setting the BMC and the BIOS into FRU information storage formats consistent with the memory.
The first allocation unit 3 is configured to dynamically allocate, when the BMC is in place, control rights of the dual-host selection chip according to the on-off state of the system by the BMC and the BIOS, and perform read-write operation of FRU information on the FRU information memory.
The first distribution unit 3 is specifically configured to:
in the system shutdown state, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
After the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring the information stored in the memory, and the writing function of the FRU information is temporarily closed.
In the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC; if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion.
When the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory.
If the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the double-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
And the second allocation unit 4 is used for controlling the control right of the dual-host selection chip by the BIOS when the BMC is out of place, and executing the read-write operation of FRU information on the FRU information memory in the system starting stage.
The embodiment provides a self-adaptive control right distribution system of FRU information storage, which realizes the read-write operation of the FRU information storage by BIOS and BMC together, dynamically distributes the control right of the FRU information storage through a double-host selection chip, realizes the self-adaptive distribution of channels under different conditions, and simultaneously reserves the read-write function of the BMC and the BIOS on the FRU information storage. In addition, the system also realizes that in the starting-up process, the BIOS is utilized to judge the health state of the BMC to determine whether FRU information is acquired by the BMC, when the BMC is abnormal, the BIOS can autonomously acquire the FRU information of the board card and display the FRU information on a setup interface, so that the operation and maintenance personnel can conveniently position the abnormal BMC machine. The problem that remote quick positioning cannot be realized through a private network under the abnormal state of the BMC network is solved, and the server is convenient to overhaul, maintain and the like.
Embodiment four:
the embodiment discloses a self-adaptive control right distribution device of FRU information memory, comprising a processor and a memory; the processor performs the following steps when executing the adaptive control right allocation program of the FRU information memory stored in the memory:
1. the I2C channels of the BMC and the BIOS are connected to the dual host selection chip, and are connected to the FRU information memory through the dual host selection chip.
2. The BMC and BIOS are set to FRU information storage formats consistent with memory.
3. When the BMC is in place, the BMC and the BIOS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory.
4. When the BMC is out of place, the BIOS grasps the control right of the double-host selection chip, and executes the read-write operation of FRU information on the FRU information memory in the system starting stage.
Further, the adaptive control right allocation device of the FRU information memory in this embodiment may further include:
the input interface is used for acquiring the self-adaptive control right distribution program of the FRU information storage imported from the outside, storing the acquired self-adaptive control right distribution program of the FRU information storage into the storage, and acquiring various instructions and parameters transmitted by the external terminal equipment and transmitting the various instructions and parameters into the processor so that the processor can develop corresponding processing by utilizing the various instructions and parameters. In this embodiment, the input interface may specifically include, but is not limited to, a USB interface, a serial interface, a voice input interface, a fingerprint input interface, a hard disk reading interface, and the like.
And the output interface is used for outputting various data generated by the processor to the terminal equipment connected with the output interface so that other terminal equipment connected with the output interface can acquire various data generated by the processor. In this embodiment, the output interface may specifically include, but is not limited to, a USB interface, a serial interface, and the like.
And the communication unit is used for establishing remote communication connection between the self-adaptive control right distribution device of the FRU information storage and the external server so that the self-adaptive control right distribution device of the FRU information storage can mount the image file to the external server. In this embodiment, the communication unit may specifically include, but is not limited to, a remote communication unit based on a wireless communication technology or a wired communication technology.
And the keyboard is used for acquiring various parameter data or instructions input by a user by knocking the key cap in real time.
And the display is used for running the related information of the short-circuit positioning process of the power supply line of the server to display in real time.
A mouse may be used to assist a user in inputting data and to simplify user operations.
The embodiment provides a self-adaptive control right distribution device of FRU information memory, which can realize a self-adaptive scheme that BIOS and BMC jointly process FRU EEPROM, dynamically distribute EEPROM control right through a double-host selection chip, realize self-adaptive distribution of channels under different conditions, and simultaneously reserve the read-write functions of BMC and BIOS on FRU.
In summary, the invention is widely applicable to the scenes of FRU application related to computer systems such as servers, storages, switches and the like.
In this specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, so that the same or similar parts between the embodiments are referred to each other. For the method disclosed in the embodiment, since it corresponds to the system disclosed in the embodiment, the description is relatively simple, and the relevant points refer to the description of the method section.
Those of skill would further appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both, and that the various illustrative elements and steps are described above generally in terms of functionality in order to clearly illustrate the interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the several embodiments provided by the present invention, it should be understood that the disclosed systems, and methods may be implemented in other ways. For example, the system embodiments described above are merely illustrative, e.g., the division of the elements is merely a logical functional division, and there may be additional divisions when actually implemented, e.g., multiple elements or components may be combined or integrated into another system, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be through some interface, system or unit indirect coupling or communication connection, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional module in the embodiments of the present invention may be integrated in one processing unit, or each module may exist alone physically, or two or more modules may be integrated in one unit.
Similarly, each processing unit in the embodiments of the present invention may be integrated in one functional module, or each processing unit may exist physically, or two or more processing units may be integrated in one functional module.
The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. The software modules may be disposed in Random Access Memory (RAM), memory, read Only Memory (ROM), electrically programmable ROM, electrically erasable programmable ROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
Finally, it is further noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The self-adaptive control right distribution method, the self-adaptive control right distribution system and the self-adaptive control right distribution device for the FRU information storage device provided by the invention are described in detail. The principles and embodiments of the present invention have been described herein with reference to specific examples, the description of which is intended only to facilitate an understanding of the method of the present invention and its core ideas. It should be noted that it will be apparent to those skilled in the art that various modifications and adaptations of the invention can be made without departing from the principles of the invention and these modifications and adaptations are intended to be within the scope of the invention as defined in the following claims.

Claims (5)

1. An adaptive control right allocation method for an FRU information memory, comprising:
connecting the I2C channels of the BMC and the BIOS to a dual-host selection chip, and connecting the dual-host selection chip to the FRU information memory;
setting BMC and BIOS into FRU information storage format consistent with memory;
when the BMC is in place, the BMC and the BIOS dynamically allocate the control right of the double-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory;
when the BMC is out of place, the BIOS grasps the control right of the double-host selection chip, and executes the read-write operation of FRU information on the FRU information memory in the system starting stage;
the BMC and BIOS dynamically allocate control rights of the dual-host selection chip according to the on-off state of the system, and perform read-write operation of FRU information on the FRU information memory, including:
in a system shutdown state, the BMC acquires the control right of the double-host selection chip and executes the read-write operation of FRU information on the FRU information memory;
after the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring information stored in the memory, and temporarily closes the writing function of the FRU information;
in the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC; if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion;
when the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory;
if the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the double-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
2. The adaptive control right allocation method of the FRU information memory according to any one of claim 1, wherein the dual host selection chip adopts a PCA9641 chip and the FRU information memory adopts an EEPROM chip.
3. The adaptive control right allocation method of the FRU information memory according to claim 1, wherein the FRU information memory is used only for holding FRU information.
4. An adaptive control authority allocation system for an FRU information storage, comprising:
the connecting unit is used for connecting the I2C channels of the BMC and the BIOS to the dual-host selection chip and connecting the dual-host selection chip to the FRU information memory;
the setting unit is used for setting the BMC and the BIOS into FRU information storage formats consistent with the memory;
the first distribution unit is used for dynamically distributing the control right of the double-host selection chip by the BMC and the BIOS according to the on-off state of the system when the BMC is in place, and performing read-write operation of FRU information on the FRU information memory;
the second distribution unit is used for controlling the BIOS to master the control right of the double-host selection chip when the BMC is not in place and executing the read-write operation of FRU information on the FRU information memory in the system starting stage;
the first distribution unit is specifically configured to:
in a system shutdown state, the BMC acquires the control right of the P double-host selection chip and executes the read-write operation of FRU information on the FRU information memory;
after the system executes the starting action, the BMC discards the control right of the double-host selection chip, the BMC displays FRU information by acquiring information stored in the memory, and temporarily closes the writing function of the FRU information;
in the system starting process, the BIOS and the BMC can communicate in an IPMI or shared memory mode, and the BIOS defaults to acquire FRU information from the BMC; if the health state of the BMC is abnormal at this time, the BIOS acquires the control right of the dual-host selection chip, performs FRU information reading operation on the FRU information memory, and discards the control right after the completion;
when the system is started, the BMC acquires the control right of the double-host selection chip, and performs read-write operation of FRU information on the FRU information memory;
if the system receives the FRU information writing command of the BIOS at the start-up, the BIOS acquires the control right of the double-host selection chip, performs the FRU information writing operation on the FRU information storage, and discards the control right after the operation is completed.
5. An adaptive control right allocation device for an FRU information memory, comprising:
the memory is used for storing an adaptive control right allocation program of the FRU information memory;
a processor for implementing the steps of the adaptive control right allocation method of the FRU information memory according to any one of claims 1 to 3 when executing the adaptive control right allocation program of the FRU information memory.
CN202111437231.5A 2021-11-29 2021-11-29 Self-adaptive control right allocation method, system and device for FRU information memory Active CN114281526B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111437231.5A CN114281526B (en) 2021-11-29 2021-11-29 Self-adaptive control right allocation method, system and device for FRU information memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111437231.5A CN114281526B (en) 2021-11-29 2021-11-29 Self-adaptive control right allocation method, system and device for FRU information memory

Publications (2)

Publication Number Publication Date
CN114281526A CN114281526A (en) 2022-04-05
CN114281526B true CN114281526B (en) 2024-01-12

Family

ID=80870298

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111437231.5A Active CN114281526B (en) 2021-11-29 2021-11-29 Self-adaptive control right allocation method, system and device for FRU information memory

Country Status (1)

Country Link
CN (1) CN114281526B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111143256A (en) * 2019-11-29 2020-05-12 苏州浪潮智能科技有限公司 Method and device for reading field replaceable unit information
US10911259B1 (en) * 2019-10-31 2021-02-02 Inventec (Pudong) Technology Corporation Server with master-slave architecture and method for reading and writing information thereof
CN113360430A (en) * 2021-06-22 2021-09-07 中国科学技术大学 Dynamic random access memory system communication architecture

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10911259B1 (en) * 2019-10-31 2021-02-02 Inventec (Pudong) Technology Corporation Server with master-slave architecture and method for reading and writing information thereof
CN111143256A (en) * 2019-11-29 2020-05-12 苏州浪潮智能科技有限公司 Method and device for reading field replaceable unit information
CN113360430A (en) * 2021-06-22 2021-09-07 中国科学技术大学 Dynamic random access memory system communication architecture

Also Published As

Publication number Publication date
CN114281526A (en) 2022-04-05

Similar Documents

Publication Publication Date Title
CN105404525B (en) Manage the method and device of the basic input output system configuration in computer system
CN108462760B (en) Electronic device, automatic cluster access domain name generation method and storage medium
US8266261B2 (en) Server system, collective server apparatus, and MAC address management method
US7757015B2 (en) Device, method and computer program product readable medium for determining the identity of a component
CN105281937B (en) Server, service management system, and service management method
US9904561B2 (en) Computer system and method for setting BIOS
CN102135908B (en) Method, device and computer system for switching operating system
US20060167886A1 (en) System and method for transmitting data from a storage medium to a user-defined cluster of local and remote server blades
CN109753138A (en) Power consumption management method, device, electronic equipment and computer readable storage medium
US7383413B2 (en) Card-cage audio visual signal control system with card ID assignment
CN109507991B (en) Double-shaft servo control platform debugging system and method
CN114281526B (en) Self-adaptive control right allocation method, system and device for FRU information memory
CN109710555A (en) For executing the slave equipment and its operating method of address resolution protocol
US20090259782A1 (en) Apparatus and method for automatically performing system configuration
CN101373464B (en) Method, apparatus and system for automatically adopting form setting
CN113704177B (en) Storage method, system and related components of server firmware upgrade file
CN109933562A (en) Server architecture, resource assemblage method and the method for obtaining server sensing data
CN112860595B (en) PCI (peripheral component interconnect express) equipment or PCIE (peripheral component interconnect express) equipment, data access method and related assembly
CN209821817U (en) Electronic equipment and cluster server system
CN106126200A (en) A kind of cloud computing system that can remotely guide client computer
CN107678866B (en) Partition communication method and device based on embedded operating system
CN109976833A (en) Firmware loading method, electronic equipment and the server for storing firmware configuration data
CN102073510A (en) High-density server
CN113835762B (en) Method and system for updating default configuration of hard disk backboard
CN218413461U (en) Examination device and examination system suitable for machine examination

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant