CN112835522A - Video data access device and method based on nonvolatile memory - Google Patents
Video data access device and method based on nonvolatile memory Download PDFInfo
- Publication number
- CN112835522A CN112835522A CN202110141747.9A CN202110141747A CN112835522A CN 112835522 A CN112835522 A CN 112835522A CN 202110141747 A CN202110141747 A CN 202110141747A CN 112835522 A CN112835522 A CN 112835522A
- Authority
- CN
- China
- Prior art keywords
- video data
- module
- volatile memory
- nonvolatile memory
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 37
- 230000004044 response Effects 0.000 claims description 9
- 238000012544 monitoring process Methods 0.000 description 12
- 230000005540 biological transmission Effects 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000003993 interaction Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/70—Information retrieval; Database structures therefor; File system structures therefor of video data
- G06F16/71—Indexing; Data structures therefor; Storage structures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0658—Controller construction arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Software Systems (AREA)
- Multimedia (AREA)
- Data Mining & Analysis (AREA)
- Databases & Information Systems (AREA)
- Computer Security & Cryptography (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The application provides a video data access device based on a nonvolatile memory, comprising: and the acquisition module is used for acquiring video data. And the writing module is electrically connected with the acquisition module and is used for generating a storage instruction for storing the video data. And the non-volatile memory is electrically connected with the writing module, and the writing module is used for responding to the storage instruction and storing the video data through the spin current. And the reading module is electrically connected with the nonvolatile memory and is used for reading the video data in the nonvolatile memory.
Description
Technical Field
The present disclosure relates to the field of data access technologies, and in particular, to a video data access apparatus and method based on a non-volatile memory.
Background
With the improvement of the monitoring system, the application scenes of the monitoring system are enriched. In more application scenes, the monitoring system needs to shoot and record all dynamic states in the field of view of the camera of the monitoring system all day long, and inevitably higher requirements are also put forward on a memory of the monitoring system. At present, a memory of a monitoring system mainly uses a DDR SDRAM (Double Data Rate synchronous random-access memory), and the DDR SDRAM can cache Data, which is beneficial to fast reading and writing of video Data.
However, the DDR SDRAM uses a capacitor memory, and needs to perform voltage refresh at regular time. If the monitoring system is suddenly powered off or power is not supplied in time, the capacitor carried in the DDR SDRAM can discharge, and the stored information of the DDR SDRAM is lost. Based on the monitoring attribute of the monitoring system, the loss of monitoring data caused by power failure or untimely power supply can bring serious loss to users.
Disclosure of Invention
The present application provides an image data accessing apparatus and method based on a non-volatile memory, which is intended to solve or partially solve at least one of the above problems related to the background art and other disadvantages of the related art.
In one aspect, the present application provides a non-volatile memory based video data access apparatus, comprising: the device comprises an acquisition module, a writing module, a nonvolatile memory and a reading module. The acquisition module is used for acquiring video data. The writing module is electrically connected with the acquisition module and used for generating a storage instruction for storing the video data. The nonvolatile memory is electrically connected with the writing module and used for responding to the storage instruction and storing the video data through the spin current. The reading module is electrically connected with the nonvolatile memory and used for reading the video data in the nonvolatile memory.
In some embodiments, the non-volatile memory comprises: double data rate controllers and MRAMs. The double data rate controller is used for responding to the storage instruction and generating a driving storage instruction. The MRAM is electrically connected to the double data rate controller for storing the video data at the double data rate in response to a drive storage command.
In some embodiments, the double data rate controller is further configured to generate a drive read command in response to a read command of the read module.
In some embodiments, the MRAM is further configured to read the video data at a double rate in response to a drive read command.
In some embodiments, the nonvolatile memory further comprises a judging module electrically connected to the writing module for judging the storage space of the nonvolatile memory.
In some embodiments, the cloud storage platform is further included, and is configured to receive and store the video data of the nonvolatile memory in response to a determination result that the storage space of the nonvolatile memory of the determination module is insufficient.
In some embodiments, the display module is electrically connected to the reading module and is configured to receive and display the video data obtained by the reading module.
In another aspect, the present application further provides a method for accessing video data based on a non-volatile memory, including: collecting video data; generating a storage instruction of the video data by a writing module; storing the video data by the nonvolatile memory through spin current according to the storage instruction; and reading the video data in the nonvolatile memory by the reading module.
In some embodiments, storing the video data by the spin current by the nonvolatile memory, when temporarily stopping the supply of the current to the nonvolatile memory, includes:
continuing to store the video data by the memory through the spin current in response to the received storage instruction; and
a storage completion signal of the video data is generated by the nonvolatile memory and reception of a new storage instruction is stopped.
In some embodiments, after the storing instruction of the video data is generated by the writing module, the method further includes:
judging the storage space of the nonvolatile memory; and
and when the judgment result shows that the storage space of the nonvolatile memory is insufficient, uploading the video data in the nonvolatile memory to a cloud storage platform.
According to the technical scheme of the embodiment, at least one of the following advantages can be obtained.
According to the image data access device and method based on the nonvolatile memory, the mode of writing video data into the MRAM through the spin current is used for replacing the original capacitor storage mode of the SDRAM, the problem that the data to be stored is lost due to capacitor discharge at the moment of system power failure is solved, and the integrity of the stored video data is ensured.
According to the image data access device and method based on the nonvolatile memory, the MRAM is used as a storage unit of the nonvolatile memory, has higher reading and writing speed, reduces the storage time, and is beneficial to finishing a large amount of video data writing and reading tasks.
Drawings
Other features, objects and advantages of the present application will become more apparent upon reading of the following detailed description of non-limiting embodiments thereof, with reference to the accompanying drawings in which:
FIG. 1 is a schematic diagram of a structure of a non-volatile memory based image data access apparatus according to an exemplary embodiment of the present application;
FIG. 2 is a flow chart of a method at power-on for a non-volatile memory based image data access method according to an exemplary embodiment of the present application;
FIG. 3 is a schematic flow chart of an MRAM in a power-on condition according to an exemplary embodiment of the present application of a non-volatile memory based image data access method;
FIG. 4 is a flowchart of a method for non-volatile memory based image data access in the event of a power outage, according to an exemplary embodiment of the present application; and
fig. 5 is a schematic flowchart of an MRAM operation in case of power failure according to an exemplary embodiment of the present application of a non-volatile memory based image data access method.
Detailed Description
In the following detailed description, numerous specific details of the present application are set forth by way of examples in order to provide a thorough understanding of the relevant disclosure. It will be apparent, however, to one skilled in the art that the present application may be practiced without these specific details. It should be understood that the use of the terms "system," "apparatus," "unit" and/or "module" herein is a method for distinguishing between different components, elements, portions or assemblies at different levels of sequential arrangement. However, these terms may be replaced by other expressions if they can achieve the same purpose.
It will be understood that when a device, unit or module is referred to as being "on" … … "," connected to "or" coupled to "another device, unit or module, it can be directly on, connected or coupled to or in communication with the other device, unit or module, or intervening devices, units or modules may be present, unless the context clearly dictates otherwise. For example, as used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to limit the scope of the present application. As used in the specification and claims of this application, the terms "a", "an", and/or "the" are not intended to be inclusive in the singular, but rather are intended to be inclusive in the plural, unless the context clearly dictates otherwise. In general, the terms "comprises" and "comprising" are intended to cover only the explicitly identified features, integers, steps, operations, elements, and/or components, but not to constitute an exclusive list of such features, integers, steps, operations, elements, and/or components.
These and other features and characteristics of the present application, as well as the methods of operation and functions of the related elements of structure and the combination of parts and economies of manufacture, will be better understood upon consideration of the following description and the accompanying drawings, which form a part of this specification. It is to be expressly understood, however, that the drawings are for the purpose of illustration and description only and are not intended as a definition of the limits of the application. It will be understood that the figures are not drawn to scale.
Various block diagrams are used in this application to illustrate various variations of embodiments according to the application. It should be understood that the foregoing and following structures are not intended to limit the present application. The protection scope of this application is subject to the claims.
Fig. 1 is a schematic structural diagram of a non-volatile memory based image data access apparatus according to an exemplary embodiment of the present application.
As shown in fig. 1, the present application discloses a video data access apparatus based on a non-volatile memory, which may include: the device comprises an acquisition module 1, a writing module 2, a nonvolatile memory 3 and a reading module 4. The acquisition module is used for acquiring video data. The writing module is electrically connected with the acquisition module and used for generating a storage instruction for storing the video data. And the nonvolatile memory is electrically connected with the writing module and used for responding to the storage instruction and storing the video data through the spin current. And the reading module is electrically connected with the nonvolatile memory and used for reading the video data in the nonvolatile memory.
The acquisition module 1 can be a camera and is used for acquiring all dynamic states in a self view field range so as to acquire video data. According to the application scenarios of the video data access device based on the non-volatile memory of the present application, the acquisition module 1 needs to perform continuous acquisition work within a predetermined working time, for example, in a certain monitoring scenario, the working time of the acquisition module in one week can be preset to 7d × 24h, where d is the number of days and h is the number of hours, and it is expected that the acquisition module 1 will perform continuous acquisition work for a long time in order to meet the requirements of the application scenario, and inevitably generates a large amount of video data. The video data in the present application may be dynamic video information, or may also be static picture information, or other data modes meeting the user's requirements, which is not limited herein.
The Programmable logic device selected in the nonvolatile memory-based video data access apparatus is an FPGA (Field Programmable Gate Array). The programmable logic device is a hardware carrier for specifically realizing the established functions and technical indexes of an electronic application system through an electronic design automation technology, and the FPGA is one of mainstream devices for realizing the method, so that the programmable logic device has the characteristics of direct user facing, great flexibility and universality, convenience in use, quickness in hardware testing and realization and the like. In the application, the FPGA is used as a main control chip, so that on one hand, the video data sent by the acquisition module 1 can be effectively received, and a storage instruction containing the video data is generated to drive the nonvolatile memory 3 to store the video data; on the other hand, the FPGA can effectively respond to the reading requirement of the display module 5, and then convert the reading requirement into a reading instruction matched with the nonvolatile memory 3, so as to implement the transmission of the video data included in the reading instruction.
The writing module 2 is a part of the FPGA responsible for storing instruction generation, and is electrically connected with the acquisition module 1 through an I2C bus. The I2C bus is a simple and bidirectional two-wire system synchronous serial bus, and information transmission work between two connected devices can be realized only by two wires, so the I2C bus is arranged between the FPGA and the acquisition module 1 in the application to realize transmission of video data. During the transfer of the video data, the resolution may be set to the output format of RGB565, where the output format of RGB565 is 16 bits at a time, and in order to realize the storage and real-time display of the video data quickly, the video data is divided into 2 8 bits for transmission, and in this application, CH0 and CH1 are used as two channels for data transmission, so as to realize the transfer of the video data collected by the collection module 1. Data transferred over the I2C bus is received by a First FIFO (First In First Out) and the video data is processed by the First FIFO to generate a store pulse, i.e. a store command, which is acknowledged by the write arbitration unit. Further, a low power consumption data transmission is performed on the storage instruction containing the video data through an axi (advanced eXtensible interface) bus protocol. Further, the nonvolatile memory 3 is driven by an IP (Intellectual Property) core to respond to a storage instruction, for example, a storage operation for video data contained in the storage instruction. The IP core selected by the application is an MIG IP core, and the IP core can provide a high-speed interface between the nonvolatile memory 3 and the MIG IP core, wherein the high-speed interface comprises video data transmission, initialization operation and correction operation on the nonvolatile memory 3 and the like; in addition, it is also possible to receive the storing instruction more efficiently and drive the nonvolatile memory 3 to execute the storing instruction.
The nonvolatile memory 3 includes a double data rate controller 31 and an mram (magnetic random access memory) 32. The double data rate controller 31 is electrically connected with the writing module 2, and can receive and respond to a storage instruction transmitted by the MIG IP core, and drive the MRAM 32 to store video data contained in the storage instruction at a double rate.
The MRAM 32 is a new type of nonvolatile magnetic random access memory that realizes writing of information by spin current. The MRAM 32 realizes the storage of video data through spin current, and when the power is off, the direction of the spin current is not changed, so that the MRAM 32 still maintains the original current direction, and the received video data is continuously stored, which is favorable for ensuring the integrity of video storage. Meanwhile, the MRAM 32 has advantages of lower dynamic power consumption and the like because it has a greatly reduced power consumption by eliminating leakage current. In addition, the read-write speed of the MRAM 32 is as high as 500MHZ, the write-in time is less than 10ns, the storage of the video data can be completed at a higher storage speed, the requirement that a large amount of video data is required to be stored in certain application scenes, such as full-time monitoring all day, is met, and the user experience is improved.
Of course, the storage space of the MRAM 32 is limited, and in order to avoid the situation that the stored video data is cleared due to the insufficient storage space of the MRAM 32 in the storage process, the present application is further provided with a judgment module 6 and a cloud storage platform 7. The judging module 6 is electrically connected with the writing module 2, firstly judges the storage space of the MRAM 32 after receiving the storage instruction, and does not execute any operation if the storage space can meet the requirement; if the storage space of the MRAM 32 is not enough, an upload instruction is sent to the MRAM 32, the MRAM 32 responds to the upload instruction, the video data stored in the MRAM is uploaded to the cloud storage platform 7, and the cloud storage platform 7 receives and stores the video data of the MRAM 32. The situation that the storage space of the MRAM 32 is insufficient can be effectively solved by arranging the cloud storage platform 7, the situation that the stored video data is cleared due to the insufficient storage space of the MRAM 32 is avoided, the integrity of the stored video data is guaranteed, further, the storage capacity of the video data access device based on the nonvolatile memory is improved, and the requirement of a scene with a large video data storage amount is met.
In order to meet the requirement of the present application for real-time display of the acquired video data, the display module 5 includes an HDMI (High Definition Multimedia Interface) display 51 and an external display 52. The HDMI display is a display device supporting a high-definition multimedia interface, can display more display information, and has high definition. The external display 52 is a client operating end, and is used for information interaction with a user, and specifically includes displaying real-time video dynamics collected by the collection module 1 to the user and sending a reading requirement to the reading module 4. The setting of display can satisfy the demonstration demand to the video data of gathering, has strengthened the user simultaneously and has experienced with the video data access arrangement's based on nonvolatile memory information interaction of this application, has promoted user's use.
The reading module 4 is another part of the FPGA, and is configured to receive a reading requirement of a user, convert the reading requirement into a reading instruction, and transmit the reading instruction to the double data rate controller 31 through a built-in MIG IP core; the double data rate controller 31 drives the MRAM 32 at double data rate for reading the stored data, i.e. for reading out its stored information by sensing its resistance.
When the stored video data is to be read, the memory access and mapping are performed on the MRAM 32 in an access form of RBC (Row-Bank-Column), that is, a memory address is converted to correspond to a physical memory cell of the MRAM 32 to obtain the video data stored in the memory cell, thereby realizing the reading of the video data.
After the reading module 4 reads the video data in response, the video data is transmitted to the display module 5. Specifically, the reading module 4 includes an MIG IP core shared by the writing module 2, and is configured to implement transmission of the read video data and transfer of the read instruction, which is not described again. After the MIG IP core acquires the video data, the video data is transmitted to a read arbitration unit through an AXI bus protocol, and the video data is confirmed. Further, the video data is transmitted to the second FIFO, the processing of the video data by the second FIFO generates a display pulse, and the video data is transmitted to the display module 5 through two channels CH1 and CH0, thereby completing the display requirement of the video data. The reading module 4 and the writing module 2 are two modules of the FPGA, and the transmission of two paths of data generated by the two modules can be finished asynchronously, namely the independent completion of the storage and reading functions can be realized, so that the real-time acquisition and display of the data are realized.
It should be noted that in this embodiment, all modules are electrically connected to each other for information interaction.
FIG. 2 is a flow chart of a method at power-on for a non-volatile memory based image data access method according to an exemplary embodiment of the present application. Fig. 3 is a schematic flowchart of an MRAM operation in a power-on condition according to an exemplary embodiment of the present application of a non-volatile memory based image data access method.
As shown in fig. 2, the present application provides a method for accessing video data based on a non-volatile memory, comprising:
collecting video data;
generating a storage instruction of the video data by a writing module;
storing the video data by the nonvolatile memory through spin current according to the storage instruction; and
and reading the video data in the nonvolatile memory by the reading module.
Specifically, as shown in fig. 3, the MRAM of the nonvolatile memory includes four Mode registers, such as MR0(Mode Register 0), MR1(Mode Register 1, Mode Register 1), MR2(Mode Register 2), and MR3(Mode Register 3, Mode Register 3), and the MRAM in the nonvolatile memory receives a storage instruction including video data via an AXI Bus protocol and AHB (Advanced High performance Bus) system Bus, and performs storage control update via MR2, such parameters as characteristics, impedance, and write length of CAS (Central Authentication Service); then the MR3 is used to control the multi-purpose register; further, parameters such as DLL (Delay-locked Loop), output drive length, extra length, write level enable and the like are stored through the MR 1; further, data of different operation modes of the memory, including burst length, read burst kind, CAS length, test mode, DLL reset, etc., are stored through MR 0; after the MRAM is collated and before a memory command is executed, it is necessary to perform operations of storing parameters such as characteristics of control update, impedance, and write length of CAS again through the MR 2. Further, after the above operations are completed, reading and writing are carried out in a ROW-BANK-COL mode, meanwhile, the depth and the width of the FIFO and the CAS are increased, and finally storage of the MRAM on the storage data is achieved.
In some embodiments, after the writing module generates the storage instruction of the video data, the method further comprises the steps of judging the storage space of the nonvolatile memory; and uploading the video data in the nonvolatile memory to the cloud storage platform when the judgment result shows that the storage space of the nonvolatile memory is insufficient. So as to avoid that in some cases, due to the limitation of the storage space, the video data is cleared, and further ensure the integrity of the video data.
In some embodiments, before the whole accessing step, the method further comprises performing an initialization operation on the device executing the method of the present application.
This embodiment is a method for implementing the corresponding method of the image data access apparatus based on the nonvolatile memory in the first embodiment, and for the implementation manner, the function and the effect of any related module, reference is made to the first embodiment, and details are not repeated herein.
FIG. 4 is a flowchart of a method for non-volatile memory based image data access in the event of a power outage, according to an example embodiment of the present application.
As shown in fig. 4, the present application provides a method for accessing video data based on a non-volatile memory, comprising:
collecting video data;
generating a storage instruction of the video data by a writing module;
storing the video data by the nonvolatile memory through spin current according to the storage instruction;
reading the video data in the nonvolatile memory by a reading module;
when the current supply to the nonvolatile memory is temporarily stopped, the nonvolatile memory continues to respond to the received storage instruction, and stores the video data by the spin current; and
a storage completion signal of the video data is generated by the nonvolatile memory and reception of a new storage instruction is stopped.
Fig. 5 is a schematic flowchart of an MRAM operation in case of power failure according to an exemplary embodiment of the present application of a non-volatile memory based image data access method.
As shown in fig. 5, in case of sudden power failure, the MRAM will stop receiving any new command, including a store command or a read command, but will continue to execute the received command, including a store command or a read command, and perform storage of video data by means of spin current or read data stored therein by means of detecting resistance thereof, and after completing the store command or the read command, generate a storage complete signal, and finally turn off the power of the MRAM. The method can ensure that the video data is not stored or read due to power failure, and the integrity of storage and reading of the video data is ensured.
In some embodiments, the method further comprises that the current supply is performed again on the nonvolatile memory, and the operations are repeated.
In this embodiment, the method for accessing image data based on a non-volatile memory in the first embodiment under the condition of power failure is implemented, and the execution manner, the function and the effect of any related module are referred to the first embodiment and will not be described herein again.
According to the image data access method based on the nonvolatile memory, the mode of writing video data in the MRAM through the spin current is used for replacing the capacitor storage mode of the original SDRAM, the problem that the data to be stored is lost due to capacitor discharge at the moment of system power failure is solved, and the integrity of the stored video data is ensured. Meanwhile, in the embodiment, the MRAM has higher read-write speed, so that the storage time is reduced, and the writing and reading tasks of a large amount of video data can be completed.
It is to be understood that the above-described embodiments of the present application are merely illustrative of or illustrative of the principles of the present application and are not to be construed as limiting the present application. Therefore, any modification, equivalent replacement, improvement and the like made without departing from the spirit and scope of the present application shall be included in the protection scope of the present application. Further, it is intended that the appended claims cover all such changes and modifications that fall within the scope and range of equivalents of the appended claims, or the equivalents of such scope and range.
Claims (10)
1. A non-volatile memory based video data access apparatus, comprising:
the acquisition module is used for acquiring video data;
the writing module is electrically connected with the acquisition module and is used for generating a storage instruction for storing the video data;
the nonvolatile memory is electrically connected with the writing module and used for responding to the storage instruction and storing the video data through spin current; and
and the reading module is electrically connected with the nonvolatile memory and is used for reading the video data in the nonvolatile memory.
2. The non-volatile memory-based video data access device of claim 1, wherein the non-volatile memory comprises:
a double data rate controller for generating a drive memory command in response to the memory command; and
and the MRAM is electrically connected with the double data rate controller and used for responding to the driving storage instruction and storing the video data at a double rate.
3. The non-volatile memory-based video data access device of claim 2,
the double data rate controller is also used for responding to the reading instruction of the reading module and generating a driving reading instruction.
4. The non-volatile memory-based video data access device of claim 3,
the MRAM is also used for responding to the driving reading instruction and reading the video data at double speed.
5. The apparatus according to claim 1, further comprising a determining module electrically connected to the writing module for determining a storage space of the non-volatile memory.
6. The apparatus according to claim 5, further comprising a cloud storage platform for receiving and storing the video data of the non-volatile memory in response to the determination result of the determining module that the storage space of the non-volatile memory is insufficient.
7. The non-volatile memory-based video data access device of claim 1, further comprising a display module electrically connected to the reading module for receiving and displaying the video data obtained by the reading module.
8. A method for accessing video data based on a non-volatile memory, comprising:
collecting video data;
generating a storage instruction of the video data by a writing module;
storing the video data by a nonvolatile memory through spin current according to the storage instruction; and
and reading the video data in the nonvolatile memory by a reading module.
9. The non-volatile memory based video data access method according to claim 8, wherein the video data is stored by a non-volatile memory by a spin current according to the storage instruction, and when the current supply to the non-volatile memory is temporarily stopped, the method comprises:
continuing to store, by the non-volatile memory, the video data by spin current in response to the received store instruction; and
and generating a storage completion signal of the video data by the nonvolatile memory, and stopping receiving a new storage instruction.
10. The non-volatile memory-based video data access method of claim 8, further comprising, after the generating by the write module the storage instruction of the video data:
judging the storage space of the nonvolatile memory; and
and when the judgment result shows that the storage space of the nonvolatile memory is insufficient, uploading the video data in the nonvolatile memory to a cloud storage platform.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110141747.9A CN112835522A (en) | 2021-02-02 | 2021-02-02 | Video data access device and method based on nonvolatile memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110141747.9A CN112835522A (en) | 2021-02-02 | 2021-02-02 | Video data access device and method based on nonvolatile memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112835522A true CN112835522A (en) | 2021-05-25 |
Family
ID=75931544
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110141747.9A Pending CN112835522A (en) | 2021-02-02 | 2021-02-02 | Video data access device and method based on nonvolatile memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112835522A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113611793A (en) * | 2021-08-03 | 2021-11-05 | 致真存储(北京)科技有限公司 | Magnetic random access memory |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101813966A (en) * | 2010-04-02 | 2010-08-25 | 华为技术有限公司 | Chip resetting method, chip and double rate memory system |
| CN106605268A (en) * | 2014-09-26 | 2017-04-26 | 英特尔公司 | Magnetic field-assisted memory operation |
| CN107750382A (en) * | 2015-06-16 | 2018-03-02 | 斯平转换技术公司 | Precession spinning current structure for MRAM |
| CN111258935A (en) * | 2018-11-30 | 2020-06-09 | 上海寒武纪信息科技有限公司 | Data transmission device and method |
-
2021
- 2021-02-02 CN CN202110141747.9A patent/CN112835522A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101813966A (en) * | 2010-04-02 | 2010-08-25 | 华为技术有限公司 | Chip resetting method, chip and double rate memory system |
| CN106605268A (en) * | 2014-09-26 | 2017-04-26 | 英特尔公司 | Magnetic field-assisted memory operation |
| CN107750382A (en) * | 2015-06-16 | 2018-03-02 | 斯平转换技术公司 | Precession spinning current structure for MRAM |
| CN111258935A (en) * | 2018-11-30 | 2020-06-09 | 上海寒武纪信息科技有限公司 | Data transmission device and method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113611793A (en) * | 2021-08-03 | 2021-11-05 | 致真存储(北京)科技有限公司 | Magnetic random access memory |
| CN113611793B (en) * | 2021-08-03 | 2023-10-03 | 致真存储(北京)科技有限公司 | Magnetic random access memory |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107533509B (en) | Memory device specific self-refresh entry and exit | |
| TWI609370B (en) | Precharging and refreshing banks in memory device with bank group architecture | |
| CN102349109B (en) | Memory pre-fetch system and method | |
| KR101670917B1 (en) | A memory system | |
| KR102145401B1 (en) | Apparatuses and methods for storing and writing multiple parameter codes for memory operating parameters | |
| CN106844245B (en) | Data transmission method and device | |
| US8051264B2 (en) | Portable device and method for controlling shared memory in portable device | |
| US9921980B2 (en) | Apparatuses and methods for configuring I/Os of memory for hybrid memory modules | |
| CN105264505A (en) | Apparatuses and methods for memory operations having variable latencies | |
| KR102444201B1 (en) | Software mode register access for platform margining and debug | |
| TW200528986A (en) | Unified memory organization for power savings | |
| CN110083555A (en) | The common die of memory devices with stand-alone interface path is realized | |
| CN105339916A (en) | Apparatuses and methods for memory operations having variable latencies | |
| US8135919B2 (en) | Operation control of a shared memory partitioned into multiple storage areas | |
| CN105074612A (en) | Method and device for saving power in a display pipeline by powering down idle components | |
| KR20160131359A (en) | Memory module, module controller of memory module and operation method of memory module | |
| CN112835522A (en) | Video data access device and method based on nonvolatile memory | |
| US20240021239A1 (en) | Hardware Acceleration System for Data Processing, and Chip | |
| CN103019645A (en) | Arbitration control method of CCD signal processing circuit high speed data flow | |
| US20150178192A1 (en) | Nonvolatile memory device and data storage device including the same | |
| CN102625086B (en) | DDR2 (Double Data Rate 2) storage method and system for high-definition digital matrix | |
| CN101236741B (en) | Data reading and writing method and device | |
| KR100746364B1 (en) | Method and apparatus for sharing memory | |
| EP2183663B1 (en) | Mass storage system with improved usage of buffer capacity | |
| CN103425437A (en) | Initial written address selection method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20231218 Address after: Room 1605, Building 1, No. 117 Yingshan Red Road, Huangdao District, Qingdao City, Shandong Province, 266400 Applicant after: Qingdao Haicun Microelectronics Co.,Ltd. Address before: 100191 rooms 504a and 504b, 5th floor, 23 Zhichun Road, Haidian District, Beijing Applicant before: Zhizhen storage (Beijing) Technology Co.,Ltd. |