CN111913551A - Control method for resetting baseboard management controller - Google Patents
Control method for resetting baseboard management controller Download PDFInfo
- Publication number
- CN111913551A CN111913551A CN201910381238.6A CN201910381238A CN111913551A CN 111913551 A CN111913551 A CN 111913551A CN 201910381238 A CN201910381238 A CN 201910381238A CN 111913551 A CN111913551 A CN 111913551A
- Authority
- CN
- China
- Prior art keywords
- logic value
- control unit
- baseboard management
- heartbeat signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 230000002159 abnormal effect Effects 0.000 claims description 39
- 230000009191 jumping Effects 0.000 claims description 5
- 238000006467 substitution reaction Methods 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention provides a control method for resetting a baseboard management controller, which comprises the following steps: generating a first heartbeat signal and an internal integrated circuit (I2C) heartbeat signal that beats between a first logic value and a second logic value by each BMC during startup and normal operation; storing a plurality of health flags respectively corresponding to the baseboard management controllers through a control unit; generating a reset signal by the control unit according to the logic value of each health flag at least to reset the BMC with the logic value corresponding to the health flag equal to the second logic value.
Description
Technical Field
The present invention relates to a control method, and more particularly, to a control method for resetting a baseboard management controller.
Background
In a conventional Rack device (Rack) having a plurality of nodes (Multi-nodes), a user or a manager can know the system status of the entire Rack device through a remote monitoring function supported by a Baseboard Management Controller (BMC). However, when at least one of the bmcs included in the rack device is abnormal and the rack device is not configured by a rack Management Controller (CMC), a user or administrator cannot reset the abnormal bmc through a remote control method, and must arrange a person to the rack device to execute a reset key corresponding to a bmc reset command. Therefore, it is a problem to be solved how to provide a control method for controlling a bmc to perform a reset correctly and efficiently under a non-Chassis Management Controller (CMC) architecture.
Disclosure of Invention
The present invention is directed to provide a control method for resetting a bmc correctly and efficiently.
In order to solve the above technical problem, a control method for resetting a baseboard management controller is suitable for a cabinet device, the cabinet device includes a plurality of baseboard management controllers and a control unit electrically connected to the baseboard management controllers, and the control method includes steps (a) to (e).
In step (a), a first heartbeat signal and an Inter-Integrated Circuit (I2C) heartbeat signal are generated by each bmc during start-up and normal operation of the bmc, the first heartbeat signal and the Inter-Integrated Circuit (I2C) heartbeat signal being toggled between a first logic value and a second logic value.
In step (b), a plurality of health flags respectively corresponding to the bmcs are stored by the control unit.
In step (c), when the control unit determines that the first heartbeat signal and the internal integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs are jittered between the first logic value and the second logic value, the corresponding bmc is determined to be operating normally, and the logic value of the corresponding health flag is set to the first logic value.
In step (d), when the control unit determines that the first heartbeat signal or the inter-integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal, and sets the logic value of the corresponding health flag to the second logic value.
In step (e), the control unit generates a reset signal according to the logic value of each health flag to reset the bmc with the logic value of the health flag equal to the second logic value.
Preferably, in the step (e), when the control unit determines that the logic value of the health flag of the bmc corresponding to the abnormal operation is equal to the second logic value for a predetermined time, the control unit generates the reset signal of the bmc corresponding to the abnormal operation to reset the bmc corresponding to the abnormal operation.
Preferably, in step (a), each bmc further generates a presence signal and, when activated and operating normally, generates the first heartbeat signal and the inter-integrated circuit (I2C) heartbeat signal.
In step (c), when the control unit determines that the logic value of the existence signal is equal to a predetermined logic value, and then determines that the first heartbeat signal and the heartbeat signal of the internal integrated circuit (I2C) are jumping between the first logic value and the second logic value, the control unit determines that the corresponding bmc is operating normally.
In step (d), when the control unit determines that the logic value of the existence signal is equal to the predetermined logic value, and then determines that the first heartbeat signal or the heartbeat signal of the internal integrated circuit (I2C) does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal in operation.
Preferably, the control unit is a Complex Programmable Logic Device (CPLD) including a memory.
The invention also provides another control method for resetting the baseboard management controllers, which is suitable for a cabinet device and a computer terminal, wherein the cabinet device comprises a plurality of baseboard management controllers and a control unit electrically connected with the baseboard management controllers, and the control method comprises the steps (a) to (f).
In step (a), a first heartbeat signal and an Inter-Integrated Circuit (I2C) heartbeat signal are generated by each bmc during start-up and normal operation of the bmc, the first heartbeat signal and the Inter-Integrated Circuit (I2C) heartbeat signal being toggled between a first logic value and a second logic value.
In step (b), a plurality of health flags respectively corresponding to the bmcs are stored by the control unit.
In step (c), when the control unit determines that the first heartbeat signal and the internal integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs are jittered between the first logic value and the second logic value, the corresponding bmc is determined to be operating normally, and the logic value of the corresponding health flag is set to the first logic value.
In step (d), when the control unit determines that the first heartbeat signal or the inter-integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal, and sets the logic value of the corresponding health flag to the second logic value.
In step (e), a connection is established between one of the normal baseboard management controllers and the computer terminal to receive a reset instruction which is generated by a user through the computer terminal and corresponds to the abnormal baseboard management controller.
In step (f), the control unit generates a reset signal according to the logic value of each health flag and the reset instruction, so as to reset the bmc corresponding to the abnormal operation.
Preferably, in step (f), the control unit receives the reset command via one of the bmcs that is operating normally, and generates the corresponding reset signal to reset the bmc that is operating abnormally when the logical value of the health flag of the bmc corresponding to the abnormal operation is determined to be equal to the second logical value.
Preferably, in step (a), each bmc further generates a presence signal and, when activated and operating normally, generates the first heartbeat signal and the inter-integrated circuit (I2C) heartbeat signal.
In step (c), when the control unit determines that the logic value of the existence signal is equal to a predetermined logic value, and then determines that the first heartbeat signal and the heartbeat signal of the internal integrated circuit (I2C) are jumping between the first logic value and the second logic value, the control unit determines that the corresponding bmc is operating normally.
In step (d), when the control unit determines that the logic value of the existence signal is equal to the predetermined logic value, and then determines that the first heartbeat signal or the heartbeat signal of the internal integrated circuit (I2C) does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal in operation.
Preferably, the control unit is a Complex Programmable Logic Device (CPLD) including a memory.
Compared with the prior art, the control method for resetting the bmc according to the present invention determines whether the corresponding bmc is operating normally according to the first heartbeat signal and the heartbeat signal of the internal integrated circuit (I2C) by the control unit, so as to determine the logic value of the corresponding health flag. The control unit generates the reset signal corresponding to the baseboard management controller according to a reset instruction generated by another computer terminal and further confirms the logic value of the corresponding health flag, or when the time indicated by the logic value of the health flag is longer than the preset time, so as to reset the corresponding baseboard management controller (i.e. abnormal operation person), thereby realizing the purpose of resetting the baseboard management controller with abnormal operation by remote reset or automatic judgment, and solving the problems of the prior art.
[ description of the drawings ]
Fig. 1 is a block diagram illustrating a rack apparatus to which the control method for resetting a bmc according to the present invention is applied.
FIG. 2 is a flowchart illustrating a control method for resetting the BMC according to an embodiment of the present invention.
[ detailed description ] embodiments
Referring to fig. 1, the control method for resetting the bmc according to the present invention is applicable to a Rack device (Rack) and a computer terminal 9, such as a Server Rack (Server Rack). The cabinet device comprises a cabinet shell 7, a plurality of fan units 51-54 arranged in the cabinet shell 7, a plurality of machine boards 41-44, a plurality of identification pins (ID pins) 61-64, a plurality of buses 31-34, a plurality of base Board Management Controllers (BMC) 21-24 and a control unit 1, and the cabinet device is not in a Cabinet Management Controller (CMC) structure. The computer terminal 9 is, for example, a computer host.
Each of the boards 41-44 is considered as a Node (Node), and each of the fan units 51-54 includes a plurality of fans. The identification pins 61-64 and the board management controllers 21-24 are respectively installed on the boards 41-44 one by one. In the present embodiment, for the sake of convenience of explanation, FIG. 1 illustrates four baseboard management controllers 21-24, four buses 31-34, four fan units 51-54, and four boards 41-44. The buses 31-34 support an Inter-Integrated Circuit (I2C) protocol. In other embodiments, the number of the fan units 51-54 and the number of the fans can be singular or other plural numbers, and the fan units 51-54 can be respectively disposed on the machine boards 41-44, or disposed outside the machine boards 41-44, but not limited thereto.
Each of the baseboard management controllers 21-24 is electrically connected to the control unit 1 through the buses 31-34. The baseboard management controllers 21-24 are electrically connected to the fan units 51-54, respectively, and store a plurality of operation data to the control unit 1 via the buses 31-34, respectively. Each of the baseboard management controllers 21-24 also detects the electrically connected fan units 51-54 to obtain the operation data related to the corresponding fan unit 51-54. The operation data of each fan unit 51-54 is, for example, the rotation speed, temperature, etc. of the fans of the fan units 51-54. It should be additionally noted that: in this embodiment, the operation data is related to the fan units 51 to 54, but in other embodiments, the operation data may also include related information in the server cabinet, such as the temperature, power consumption, SN information, ID, power-on state, health state of hardware devices, configuration information (e.g., CPU, memory, hard disk, BIOS/BMC version), and power on/off control of nodes, or the input power consumption, output power consumption, input voltage, output voltage, input current, output current, power on/off control, state, and operating temperature of the power supply unit, which are not limited herein.
The control unit 1 includes a memory 11, and the memory 11 includes a plurality of memory blocks, for example, five memory blocks, for receiving and storing the operation data from the bmcs 21 to 24, respectively. The control unit 1 is, for example, a Complex Programmable Logic Device (CPLD) including a memory 11 and disposed at a Local (Local) end. That is, the control unit 1 may be disposed on a main board, a back board, or a fan board of the cabinet device, for example. Four of the five banks of the memory 11 are used to store the operation data, and the other bank is used to store the related information generated by the bmc (e.g. 21) operating in a master mode, such as the ambient temperature inside the cabinet 7, the wattage and temperature of the power supplies, etc., for the other bmcs 22-24 to read.
It should be additionally noted that: each of the BMC's 21-24 further receives a corresponding identification signal, and stores the generated operation data into a corresponding one of the memory blocks 112-115 of the memory 11 of the control unit 1 via the corresponding bus 31-34 according to the corresponding identification signal. In this embodiment, when the four bmcs 21 to 24 are respectively disposed on the four boards 41 to 44 of the computer system, the four bmcs 21 to 24 respectively determine the logic values of the corresponding four identification signals according to the four sets of identification pins 61 to 64, that is, each bmc 21 to 24 respectively stores the operation data to the addresses of the four memory blocks of the memory 11 of the control unit 1 according to the logic values of the identification signals of the corresponding identification pins 61 to 64 disposed on the same board 41 to 44.
Referring to fig. 1 and 2, fig. 2 is a flowchart illustrating a control method for resetting a bmc according to an embodiment of the present invention, and includes steps S1 to S6.
In step S1, each of the BMC 21-24 generates a presence signal (Present) P1-P4, transmits the presence signals P1-P4 to the control unit 1, and generates a first Heartbeat signal (Heartbeat) HB 1-HB 4 and an Inter-Integrated Circuit (I2C) Heartbeat signal jumping between a first logic value and a second logic value during start-up and normal operation.
More specifically, the presence signals P1-P4 are logic values that change from logic 0 to logic 1, for example, when the corresponding boards 41-44 are inserted into slots or connectors of the cabinet 7 and are turned on. Each of the first heartbeat signals HB 1-HB 4 indicates whether the firmware of the corresponding BMC 21-24 is operating normally, and is not transmitted to the control unit 1 via the buses 31-34. Each of the I2C heartbeat signals indicates whether the corresponding BMC 21-24 software is operating properly and is sent to the control unit 1 via the buses 31-34. One and the other of the first logic value and the second logic value are respectively logic 1 and logic 0, and the frequency of the heartbeat signal is, for example, 0.5 or 1 hz, but not limited thereto.
In step S2, the control unit 1 stores a plurality of health flags corresponding to the BMCs 21-24, respectively.
In step S3, when the control unit 1 determines that the logic value of the presence signal P1-P4 is equal to a predetermined logic value, and then determines that the first heartbeat signals HB 1-HB 4 and the internal integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs 21-24 are both jittered between the first logic value and the second logic value, it determines that the corresponding bmcs 21-24 are operating normally, and sets the logic value of the corresponding health flag to the first logic value.
In step S4, when the control unit 1 determines that the logic value of the presence signal P1-P4 is equal to the predetermined logic value, and then determines that the first heartbeat signals HB 1-HB 4 or the internal integrated circuit (I2C) heartbeat signal corresponding to one of the bmcs 21-24 does not jump between the first logic value and the second logic value, it determines that the corresponding bmcs 21-24 are abnormal, and sets the logic value of the corresponding health flag to the second logic value.
For example, before the bmcs 21 to 24 are booted or after the bmcs 21 to 24 are booted but the software operations executed by the bmcs are abnormal, the generated logic value of the heartbeat signal of the inter-integrated circuit (I2C) is maintained at the first logic value or the second logic value, such as at logic 0, or when the firmware operations executed by the bmcs 21 to 24 are abnormal, the generated logic value of the first heartbeat signals HB1 to HB4 is maintained at the first logic value or the second logic value, such as at logic 0.
In steps S2 to S4, the control unit 1 receives the existence signals P1 to P4, the first heartbeat signals HB1 to HB4, and the internal integrated circuit (I2C) heartbeat signals from the bmcs 21 to 24, stores a plurality of health flags corresponding to the bmcs 21 to 24, respectively, and sets the logic value of the health flag equal to the first logic value when the corresponding bmcs 21 to 24 are judged to be operating normally and the logic value of the health flag equal to the second logic value when the corresponding bmcs 21 to 24 are judged to be operating abnormally according to the existence signals P1 to P4, the first heartbeat signals HB1 to HB4, and the internal integrated circuit (I2C) heartbeat signal of each bmc 21 to 24. Further, it is to be noted that: in other embodiments, the control unit 1 may determine whether the corresponding bmcs 21 to 24 are operating normally according to the presence signals P1 to P4 and the first heartbeat signals HB1 to HB4 instead of the heartbeat signal of the internal integrated circuit (I2C).
In step S5, one of the normal bmcs 21-24 establishes a connection with the computer terminal 9 to receive a reset command generated by a user through the computer terminal 9 and corresponding to the abnormal bmcs 21-24. More specifically, a user or manager can establish a connection, i.e. a remote connection, with one of the bmcs 21-24 of the cabinet device through the computer terminal 9. The user can also know the abnormal operation of the bmcs 21-24 of the cabinet device through the host computer, for example, read the logic values of the health flags stored in the control unit 1, and then generate the reset command corresponding to the abnormal operation of the bmcs 21-24 through the host computer, that is, the user generates the reset command through the computer terminal 9 when the user manually confirms that the bmcs 21-24 are abnormal for the first time.
In step S6, the control unit 1 receives the reset command via one of the normal bmcs 21-24, and generates a corresponding reset signal R1-R4 to reset the bmcs 21-24 whose logic value corresponds to the health flag is equal to the second logic value (i.e. abnormal operation) when determining that the logic value of the health flag of the bmcs 21-24 corresponding to abnormal operation is equal to the second logic value. In other words, the BMCs 21 to 24 receiving the reset command perform the second verification according to the corresponding health flags to generate the reset signals R1 to R4.
Therefore, as shown in steps S5 and S6, in the present embodiment, when some of the bmcs 21-24 are abnormal, the user can firstly confirm the abnormal operation by human work through a remote connection via a network, and then confirm the abnormal operation by the normal bmcs 21-24 for the second time, so as to reset the abnormal operation bmcs 21-24, thereby avoiding the conventional flow that the user needs to go to the machine room directly for processing and restarting. In other embodiments, the step S5 can be omitted, and the step S6 is instead that when the control unit 1 determines that the logic value of the health flag of the BMCs 21-24 corresponding to the abnormal operation is equal to the second logic value for a predetermined time, for example, several tens of milliseconds, the control unit 1 generates the reset signals R1-R4 of the BMCs 21-24 corresponding to the abnormal operation to reset the BMCs 21-24 corresponding to the abnormal operation.
In summary, the control unit determines whether the corresponding bmc is operating normally according to the first heartbeat signal or the first heartbeat signal and the heartbeat signal of the internal integrated circuit (I2C) to determine the logic value of the corresponding health flag. The user can generate a reset command by another computer terminal when the abnormality of the baseboard management controller is confirmed manually for the first time, and then the control unit confirms for the second time according to the corresponding health flag after receiving the reset command so as to generate the reset signal. Or, the control unit automatically generates the reset signal when the abnormal time indicated by the logic value of the health flag is longer than the preset time, so the purpose of the invention can be achieved.
The above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention, and all the changes or substitutions should be covered within the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (8)
1. A control method for resetting a baseboard management controller is suitable for a cabinet device, the cabinet device comprises a plurality of baseboard management controllers and a control unit electrically connected with the baseboard management controllers, and the control method comprises the following steps:
(a) when each baseboard management controller is started and normally operates, a first heartbeat signal and an internal integrated circuit heartbeat signal which jump between a first logic value and a second logic value are generated;
(b) storing a plurality of health flags respectively corresponding to the baseboard management controllers through the control unit;
(c) when the control unit judges that the first heartbeat signal and the internal integrated circuit heartbeat signal corresponding to one of the baseboard management controllers jump between the first logic value and the second logic value, the control unit judges that the corresponding baseboard management controller operates normally, and sets the logic value of the corresponding health flag to be the first logic value;
(d) when the control unit judges that the first heartbeat signal or the internal integrated circuit heartbeat signal corresponding to one of the baseboard management controllers does not jump between the first logic value and the second logic value, the control unit judges that the corresponding baseboard management controller operates abnormally, and sets the logic value of the corresponding health flag to be the second logic value; and
(e) generating a reset signal by the control unit according to the logic value of each health flag to reset the BMC with the logic value corresponding to the health flag equal to the second logic value.
2. The method as claimed in claim 1, wherein in step (e), when the control unit determines that the logic value of the health flag of the BMC corresponding to the abnormal operation is equal to the second logic value for a predetermined time, the control unit generates the reset signal of the BMC corresponding to the abnormal operation to reset the BMC having the abnormal operation.
3. The control method for resetting a baseboard management controller of claim 1,
in step (a), each baseboard management controller also generates a presence signal, and generates the first heartbeat signal and the internal integrated circuit heartbeat signal when the baseboard management controller is started and normally operates,
in step (c), the control unit determines that the corresponding bmc is operating normally when the logic value of the presence signal is equal to a predetermined logic value and then determines that the first heartbeat signal and the internal integrated circuit heartbeat signal are jumping between the first logic value and the second logic value,
in step (d), when the control unit determines that the logic value of the existence signal is equal to the preset logic value, and then determines that the first heartbeat signal or the internal integrated circuit heartbeat signal does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal in operation.
4. The method of claim 1, wherein the control unit is a complex programmable logic device comprising a memory.
5. A control method for resetting a baseboard management controller is suitable for a cabinet device and a computer terminal, the cabinet device comprises a plurality of baseboard management controllers and a control unit electrically connected with the baseboard management controllers, and the control method comprises the following steps:
(a) when each baseboard management controller is started and normally operates, a first heartbeat signal and an internal integrated circuit heartbeat signal which jump between a first logic value and a second logic value are generated;
(b) storing a plurality of health flags respectively corresponding to the baseboard management controllers through the control unit;
(c) when the control unit judges that the first heartbeat signal and the internal integrated circuit heartbeat signal corresponding to one of the baseboard management controllers jump between the first logic value and the second logic value, the control unit judges that the corresponding baseboard management controller operates normally, and sets the logic value of the corresponding health flag to be the first logic value;
(d) when the control unit judges that the first heartbeat signal or the internal integrated circuit heartbeat signal corresponding to one of the baseboard management controllers does not jump between the first logic value and the second logic value, the control unit judges that the corresponding baseboard management controller operates abnormally, and sets the logic value of the corresponding health flag to be the second logic value;
(e) establishing a connection with the computer terminal through one of the normal baseboard management controllers to receive a reset instruction which is generated by a user through the computer terminal and corresponds to the abnormal baseboard management controller; and
(f) and generating a corresponding reset signal by the control unit according to the logic value of each health flag and the reset instruction so as to reset the baseboard management controller corresponding to the abnormal operation.
6. The method as claimed in claim 5, wherein in step (f), the control unit receives the reset command via one of the BMCs that is operating normally, and generates the corresponding reset signal to reset the BMC that is operating abnormally when the logic value of the health flag of the BMC corresponding to the abnormal operation is determined to be equal to the second logic value.
7. The control method for resetting a baseboard management controller of claim 5,
in step (a), each baseboard management controller also generates a presence signal, and generates the first heartbeat signal and the internal integrated circuit heartbeat signal when the baseboard management controller is started and normally operates,
in step (c), the control unit determines that the corresponding bmc is operating normally when the logic value of the presence signal is equal to a predetermined logic value and then determines that the first heartbeat signal and the internal integrated circuit heartbeat signal are jumping between the first logic value and the second logic value,
in step (d), when the control unit determines that the logic value of the existence signal is equal to the preset logic value, and then determines that the first heartbeat signal or the internal integrated circuit heartbeat signal does not jump between the first logic value and the second logic value, it determines that the corresponding bmc is abnormal in operation.
8. The method of claim 5, wherein the control unit is a complex programmable logic device including a memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910381238.6A CN111913551B (en) | 2019-05-08 | 2019-05-08 | Control method for resetting baseboard management controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910381238.6A CN111913551B (en) | 2019-05-08 | 2019-05-08 | Control method for resetting baseboard management controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111913551A true CN111913551A (en) | 2020-11-10 |
| CN111913551B CN111913551B (en) | 2024-04-19 |
Family
ID=73241835
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910381238.6A Active CN111913551B (en) | 2019-05-08 | 2019-05-08 | Control method for resetting baseboard management controller |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111913551B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113411212A (en) * | 2021-06-16 | 2021-09-17 | 英业达科技有限公司 | BIOS control system of intelligent network card and BIOS control method of intelligent network card |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080288679A1 (en) * | 2007-05-14 | 2008-11-20 | International Business Machines Corporation | Resetting a Hypertransport Link in a Blade Server |
| JP2009193492A (en) * | 2008-02-18 | 2009-08-27 | Nec Computertechno Ltd | Computer system, information processing method, and program |
| JP2011070655A (en) * | 2009-08-24 | 2011-04-07 | Toshiba Corp | Information processing apparatus, memory dump system and memory dump method |
| WO2011159996A2 (en) * | 2010-06-17 | 2011-12-22 | Jumplion, Inc. | Apparatus, method and computer-readable storage medium for evaluating a physiological condition of a patient |
| TW201339969A (en) * | 2012-03-23 | 2013-10-01 | Hon Hai Prec Ind Co Ltd | Management method and system for start servers in data center |
| CN106326060A (en) * | 2015-06-25 | 2017-01-11 | 昆达电脑科技(昆山)有限公司 | Baseplate management control system and method for same |
| TW201704929A (en) * | 2015-07-30 | 2017-02-01 | 神雲科技股份有限公司 | Server and method for detecting power reset |
| TW201729097A (en) * | 2016-02-05 | 2017-08-16 | 神雲科技股份有限公司 | Rack |
| CN107179804A (en) * | 2016-03-09 | 2017-09-19 | 佛山市顺德区顺达电脑厂有限公司 | Enclosure means |
| CN108038019A (en) * | 2017-12-25 | 2018-05-15 | 曙光信息产业(北京)有限公司 | A kind of automatically restoring fault method and system of baseboard management controller |
| CN108799176A (en) * | 2018-05-25 | 2018-11-13 | 环胜电子(深圳)有限公司 | fan control system and method |
| CN109656739A (en) * | 2018-12-10 | 2019-04-19 | 英业达科技有限公司 | Method of servicing, system, mainboard and computer readable storage medium |
-
2019
- 2019-05-08 CN CN201910381238.6A patent/CN111913551B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080288679A1 (en) * | 2007-05-14 | 2008-11-20 | International Business Machines Corporation | Resetting a Hypertransport Link in a Blade Server |
| JP2009193492A (en) * | 2008-02-18 | 2009-08-27 | Nec Computertechno Ltd | Computer system, information processing method, and program |
| JP2011070655A (en) * | 2009-08-24 | 2011-04-07 | Toshiba Corp | Information processing apparatus, memory dump system and memory dump method |
| WO2011159996A2 (en) * | 2010-06-17 | 2011-12-22 | Jumplion, Inc. | Apparatus, method and computer-readable storage medium for evaluating a physiological condition of a patient |
| TW201339969A (en) * | 2012-03-23 | 2013-10-01 | Hon Hai Prec Ind Co Ltd | Management method and system for start servers in data center |
| CN106326060A (en) * | 2015-06-25 | 2017-01-11 | 昆达电脑科技(昆山)有限公司 | Baseplate management control system and method for same |
| TW201704929A (en) * | 2015-07-30 | 2017-02-01 | 神雲科技股份有限公司 | Server and method for detecting power reset |
| TW201729097A (en) * | 2016-02-05 | 2017-08-16 | 神雲科技股份有限公司 | Rack |
| CN107179804A (en) * | 2016-03-09 | 2017-09-19 | 佛山市顺德区顺达电脑厂有限公司 | Enclosure means |
| CN108038019A (en) * | 2017-12-25 | 2018-05-15 | 曙光信息产业(北京)有限公司 | A kind of automatically restoring fault method and system of baseboard management controller |
| CN108799176A (en) * | 2018-05-25 | 2018-11-13 | 环胜电子(深圳)有限公司 | fan control system and method |
| CN109656739A (en) * | 2018-12-10 | 2019-04-19 | 英业达科技有限公司 | Method of servicing, system, mainboard and computer readable storage medium |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113411212A (en) * | 2021-06-16 | 2021-09-17 | 英业达科技有限公司 | BIOS control system of intelligent network card and BIOS control method of intelligent network card |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111913551B (en) | 2024-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8948000B2 (en) | Switch fabric management | |
| US8745438B2 (en) | Reducing impact of a switch failure in a switch fabric via switch cards | |
| US6952785B1 (en) | Methods and apparatus for powering a data communications port | |
| US8880938B2 (en) | Reducing impact of a repair action in a switch fabric | |
| US20150178095A1 (en) | Synchronous bmc configuration and operation within cluster of bmc | |
| US10846159B2 (en) | System and method for managing, resetting and diagnosing failures of a device management bus | |
| CN107179804B (en) | Cabinet device | |
| US8677175B2 (en) | Reducing impact of repair actions following a switch failure in a switch fabric | |
| CN103324495A (en) | Method and system for data center server boot management | |
| US20170220355A1 (en) | System for programmably configuring a motherboard | |
| JP5515766B2 (en) | Information processing apparatus, hardware setting method of information processing apparatus, and program thereof | |
| US7685348B2 (en) | Dedicated server management card with hot swap functionality | |
| US10235185B2 (en) | Computer and controlling method thereof | |
| TW201729097A (en) | Rack | |
| WO2020086143A1 (en) | System and method to recover fpga firmware over a sideband interface | |
| CN111352662B (en) | Server starting sequence control method, system, terminal and storage medium | |
| CN111913551A (en) | Control method for resetting baseboard management controller | |
| TWI697768B (en) | Reset bmc control method | |
| US10719310B1 (en) | Systems and methods for reducing keyboard, video, and mouse (KVM) downtime during firmware update or failover events in a chassis with redundant enclosure controllers (ECs) | |
| CN115098342A (en) | System log collection method, system, terminal and storage medium | |
| TWI753606B (en) | Master-slave interchangeable power supply device and its host, master-slave interchangeable power supply method and computer-readable recording medium | |
| CN115421793A (en) | Display method of starting state and computing equipment | |
| JP2002236527A (en) | Multiprocessor system and processor control method | |
| CN113868004B (en) | Server | |
| JP6697102B1 (en) | Information processing apparatus, information processing apparatus control method, and information processing apparatus control program |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |