CN110995947B - Channel density detection method and device and computer equipment - Google Patents
Channel density detection method and device and computer equipment Download PDFInfo
- Publication number
- CN110995947B CN110995947B CN201911070987.3A CN201911070987A CN110995947B CN 110995947 B CN110995947 B CN 110995947B CN 201911070987 A CN201911070987 A CN 201911070987A CN 110995947 B CN110995947 B CN 110995947B
- Authority
- CN
- China
- Prior art keywords
- dsp
- channel
- channels
- gap
- gap adjustment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M7/00—Arrangements for interconnection between switching centres
- H04M7/006—Networks other than PSTN/ISDN providing telephone service, e.g. Voice over Internet Protocol (VoIP), including next generation networks with a packet-switched transport layer
- H04M7/0081—Network operation, administration, maintenance, or provisioning
- H04M7/0084—Network monitoring; Error detection; Error recovery; Network testing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Telephonic Communication Services (AREA)
Abstract
The invention provides a channel density detection method, a channel density detection device and computer equipment, wherein the method comprises the following steps: applying for two DSP channels and inputting voice data to a reading channel in the two DSP channels; increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition; and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density. In the invention, the statistical data comprises CPU occupancy rate and gap adjustment value, when the CPU occupancy rate reaches a preset value and the gap adjustment value of each DSP channel is 0, the number of the DSP channels after the DSP channels are added is taken as channel density, namely the obtained channel density can normally process the function of each DSP channel under the condition that the CPU occupancy rate is as high as possible. The tester can obtain the channel density according to the detection of the method, does not need to add extra test equipment, and is easy to operate.
Description
Technical Field
The present invention relates to the field of data transmission in communications, and in particular, to a method and an apparatus for detecting channel density, and a computer device.
Background
Voice over Internet Protocol (VoIP) is a Voice communication technology, communication is performed via Internet, products of VoIP designed in early days all use a professional Digital Signal Processor (DSP) to perform Voice coding and decoding, the professional DSP provides data of standard DSP channel density, but at present, many manufacturers use a soft DSP (algorithm for running Voice coding and decoding by a high-performance CPU) to replace the professional DSP, and thus, a set of test method is required to test the real channel density of the soft DSP.
Therefore, the prior art is in need of further improvement.
Disclosure of Invention
In view of the above-mentioned shortcomings of the prior art, the present invention provides a method, an apparatus and a computer device for detecting channel density, which aims to test the channel density of a soft DSP.
In a first aspect, an embodiment of the present invention provides a method for detecting channel density, where the method includes:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition;
and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
As a further improved technical solution, the statistical data includes CPU occupancy, the adding of the DSP channel, and determining whether the statistical data after the adding of the DSP channel satisfies a preset condition include:
each time, two additional DSP channels are added, and the CPU occupancy rate after the DSP channels are added is detected, wherein the two additional DSP channels comprise reading channels into which voice data are input;
and when the CPU occupancy rate reaches a preset value, the statistical data after the DSP channel is added meets a preset condition.
As a further improved technical solution, the statistical data further includes a gap adjustment value, and when the CPU occupancy reaches a preset value, it indicates that the statistical data after adding the DSP channel satisfies a preset condition, including:
when the CPU occupancy rate reaches a preset value, detecting the gap adjustment value of each DSP channel, and judging whether the gap adjustment value of each DSP channel is 0 or not;
and if the gap adjustment values of the DSP channels are all 0, the statistical data after the DSP channels are added meet the preset condition.
As a further improved technical solution, the detecting the gap adjustment value of each DSP channel and determining whether the gap adjustment value of each DSP channel is 0 includes:
for a read channel, detecting a current read gap;
initializing the current reading gap when the current reading gap reaches a first threshold value;
determining that the gap adjustment for the read channel is not 0.
As a further improved technical solution, the detecting the gap adjustment value of each DSP channel and determining whether the gap adjustment value of each DSP channel is 0 includes:
for a write channel, detecting a current write gap;
initializing the current write gap when the current write gap reaches a second threshold;
determining that the gap adjustment for the write channel is not 0.
As a further improved technical solution, after the determining whether the gap adjustment value of each DSP channel is 0, the method includes:
if the gap adjustment value of any channel is not 0, reducing the DSP channel;
and after every two DSP channels are reduced, detecting the gap adjustment value of each DSP channel until the gap adjustment value of each DSP channel is 0, and enabling the statistical data to meet the preset condition.
As a further improved technical solution, when the statistical data meets the preset condition, taking the number of channels after the DSP channel is added as the channel density, including:
when the statistical data meet a preset condition, detecting the gap adjustment times of each DSP channel within a preset time, wherein the gap adjustment times are the times of initializing the current gap;
and if the gap adjustment times are smaller than a third threshold value, taking the number of channels after the DSP channels are increased as the channel density.
In a second aspect, an embodiment of the present invention provides a device for detecting channel density, where the device includes: the device comprises a data input module, a data processing module and a result identification module;
the data input module is used for applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
the data processing module is used for increasing DSP channels and judging whether the statistical data after the DSP channels are increased meet preset conditions or not;
and the result identification module is used for taking the number of the channels with the increased DSP channels as the channel density when the statistical data meet the preset conditions.
In a third aspect, an embodiment of the present invention provides a computer device, including a memory and a processor, where the memory stores a computer program, and the processor implements the following steps when executing the computer program:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition;
and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
In a fourth aspect, an embodiment of the present invention provides a computer-readable storage medium, on which a computer program is stored, where the computer program, when executed by a processor, implements the following steps:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition; and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
Compared with the prior art, the embodiment of the invention has the following advantages:
the method provided by the embodiment of the invention comprises the following steps: applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel; increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition; and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density. In the invention, the statistical data comprises CPU occupancy rate and gap adjustment value, when the CPU occupancy rate reaches a preset value and the gap adjustment value of each DSP channel is 0, the number of the channels with the increased DSP channels is taken as the channel density, namely the system can normally process the function of each DSP channel under the condition that the obtained channel density is as high as possible in the CPU occupancy rate. The tester can obtain the channel density according to the detection of the method, does not need to add extra test equipment, and is easy to operate.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments described in the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a flowchart of a method for detecting channel density according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a device for detecting channel density according to an embodiment of the present invention;
fig. 3 is an internal structural diagram of a computer device according to an embodiment of the present invention.
Detailed Description
In order to make the technical solutions of the present invention better understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Various non-limiting embodiments of the present invention are described in detail below with reference to the accompanying drawings.
Referring to fig. 1, a method for detecting channel density provided by an embodiment of the present invention is shown, where the method includes:
and S1, applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel.
In the embodiment of the invention, when the system starts to operate, two DSP channels are applied, wherein one DSP channel is a reading channel and used for inputting voice to be coded, and the other DSP channel is a writing channel and used for decoding and outputting voice.
In the embodiment of the invention, the detection method of the channel density needs to truly simulate the conversation process, namely one person speaks and the other person listens, when two persons speak at the same time, echoes need to be processed, thus increasing the system load, causing the detected channel density to be smaller than the actual density, if two persons do not speak, the system operation load is minimum, the detected channel density will be larger than the actual density, in order to avoid the above situation, during the detection, voice data, such as input music data, is input into the reading channel of the two DSP channels, and voice data is not input into the writing channel of the two DSP channels; during read-write operation, voice data are transmitted to a processor memory through a read channel during data reading, and after the processor decodes the voice data, data writing is performed through a write channel during data writing, and the decoded data are written into a Pulse Code Modulation (PCM) interface.
The PCM interface is a time division multiplexing interface, the read-write operation of the PCM drive can reflect the processing speed of data, the processed statistical data is added in the PCM drive, and the channel density can be obtained by detecting the statistical data. Each DSP channel has a circulating memory, and the DSP channels send data from the system memory to the FPGA or read data from the FPGA to the system memory according to the rate of the PCM interface.
And S2, adding a DSP channel, and judging whether the statistical data after the DSP channel is added meets the preset condition.
In the embodiment of the invention, after the DSP channel is added, whether the system can operate after the DSP channel is added is judged according to the preset condition. The statistical data includes CPU occupancy, and specifically, step S2 includes:
and S21, adding two DSP channels each time, and detecting the CPU occupancy rate after the DSP channels are added, wherein the two added DSP channels comprise a reading channel into which voice data is input.
In the embodiment of the invention, two DSP channels are added, which also comprise a reading channel and a writing channel, wherein voice data are input into the reading channel. In order to carry out complete read-write operation, two DSP channels are added each time; the maximum number of DSP channels is limited by the CPU occupancy.
And S22, when the CPU occupancy rate reaches a preset value, the statistical data after the DSP channel is added meets a preset condition.
In the embodiment of the present invention, the preset value may be 95%, and from another perspective, every time two DSP channels are added, the CPU idle rate after the DSP channels are added is detected, and when the CPU idle rate reaches 5%, it indicates that the statistical data meets the preset condition under the number of DSP channels after the DSP channels are added.
In order to obtain more accurate channel density, the speed of read-write operation is determined through PCM driving, and during detection, the data transmission condition in each DSP channel is checked to determine whether the system can normally work under the condition that the number of channels after the DSP channels are added. Specifically, the statistical data includes a gap adjustment value, and step S22 includes:
and S221, when the CPU occupancy rate reaches a preset value, detecting the gap adjustment value of each DSP channel, and judging whether the gap adjustment value of each DSP channel is 0.
In the embodiment of the present invention, there is a gap in each DSP channel, but the method for determining whether the gap adjustment is 0 in the read DSP channel is different from the method for determining whether the gap adjustment is 0 in the write DSP channel. Specifically, step S221 includes:
s2211a, for the read channel, detects a current read gap.
In an embodiment of the present invention, a Direct Memory Access (DMA) controller is a unique peripheral that transfers data within the system, and may be considered as a controller that can connect Memory and external storage to each DMA-capable peripheral over a set of dedicated buses, the DMA controller performing the transfers under the programming control of the processor. For the operation of reading data, DMA) controller firstly writes data into the memory, then CPU reads data from the memory, therefore, the position of CPU software reading pointer should be before the current transmission position of DMA controller, the byte difference between the current transmission position of DMA and CPU software reading pointer is the current reading gap, namely the gap is the difference between the position of DMA pointer and the position of software pointer; for the read operation, only the data transmitted by the FPGA is written into the DMA memory to be read, the DMA pointer is in the front, the gap is the DMA pointer-software pointer, for the write operation, the DMA can be to the FPGA only after the data is written into the DMA memory, and the gap is the software pointer-DMA pointer.
For example, each time a packet duration passes by the CPU, reading data corresponding to the packet duration from the memory of the DMA controller, if the packet duration is 20ms, the CPU reserves 160 bytes (20ms) when reading the data corresponding to the packet duration, after the packet duration passes, the transmission position of the DMA moves forward by 160 bytes, and when the read interface is called, the software read pointer also moves forward by 160 bytes, theoretically, the number of bytes between the transmission position of the DMA and the position of the software read pointer should also be 160 bytes, however, the DMA data transmission speed is a hardware speed, the hardware speed is usually unchanged, and software reading and writing may be slow due to system scheduling, so the current read gap may become large, and the increase of the current read gap reflects that the speed of the system processing data is slow.
S2212a, initializing the current read gap when the current read gap reaches a first threshold.
In this embodiment of the present invention, the first threshold may be 480 bytes (60ms), the CPU reads data from the memory of the DMA controller once every 20ms, the current read gap may keep 480 bytes, if the time interval for the CPU to read data from the memory of the DMA controller once is delayed, the current read gap may increase, which causes a delay of voice transmission, and when the delay of voice reaches the first threshold, for example, the first threshold is 640 bytes, in order to normally transmit data, the current read gap may be initialized, that is, the current read gap is reset to 480 bytes.
S2213a, determining that the gap adjustment value of the read channel is not 0.
In the embodiment of the present invention, since the current reading gap is initialized, that is, the current reading gap is adjusted, it is determined that the gap adjustment for reading the DSP channel is not 0. The current reading gap is initialized, which indicates that the data of the DSP channel is damaged, the voice quality is reduced or the fax is not successful.
S2211b, for the write channel, detecting a current write gap.
And writing the decoded data in the system memory into the memory of the DMA controller by the CPU every time one packaging duration passes, and writing the data in the memory of the DMA controller into the DSP channel to transmit the data in the memory of the DMA controller to the FPGA, so that the position of the CPU software writing pointer is behind the current transmission position of the DMA, and the byte difference between the CPU software writing pointer and the current transmission position of the DMA is the current writing gap.
For example, each time a packet duration is passed by the CPU, 160 bytes are reserved for sending data corresponding to the packet duration to the memory of the DMA controller, and if 160 bytes (20ms) are reserved, if a data write operation is performed every 20ms, the gap is always kept at 160 bytes. If the system does not schedule the data for processing, the current write gap will be smaller.
S2212b, initializing the current write gap when the current write gap reaches a second threshold.
In the embodiment of the present invention, the second threshold may be 40 bytes (5ms), if the CPU processing speed is slow, the current write gap may become small, and if the current write gap is less than 40 bytes, the current write gap may be reset to the initial write gap (160 bytes).
S2213b, determining that the gap adjustment value of the write channel is not 0.
In the embodiment of the present invention, since the current write gap is initialized, that is, the current write gap is adjusted, it is determined that the gap adjustment value written into the DSP channel is not 0.
For steps S2211a to S2213b, the processor obtains the current read gap and the current write gap of the read-write channel through the software program, and determines whether to initialize according to the value of the current read gap or the current write gap.
S222a, if the gap adjustment value of each DSP channel is 0, it indicates that the statistical data after adding the DSP channels satisfies the preset condition.
In the embodiment of the present invention, if the CPU occupancy reaches the preset value and the gap adjustment values of the DSP channels are all 0, it indicates that the processor can simultaneously process the data transmission of the number of the DSP channels after the DSP channels are added.
In step S221, for the data reading direction, if the current reading gap reaches the first threshold, the current reading gap is adjusted; and for the data writing direction, if the current writing gap reaches a second threshold value, adjusting the current writing gap. After the current write gap or the current read gap is adjusted, that is, corresponding to the determination result of step S221, step S221 further includes:
s222b, if the gap adjustment value of any channel is not 0, the DSP channel is decreased.
In the embodiment of the present invention, if the gap adjustment value of one DSP channel is not 0, it indicates that the number of DSP channels after the DSP channel is increased exceeds the normal processing range of the system, and the number of DSP channels after the DSP channel is increased cannot be taken as the channel density. For example, when the CPU occupancy reaches 95% (or the CPU idle rate reaches 5%), the number of DSP channels is 400, the gap adjustment value of each DSP channel is detected, and if the gap adjustment value of one DSP channel is not 0 (the current read gap or the current write gap is initialized by the DSP channel), generally speaking, if the gap adjustment value is not 0, which is caused by slow CPU processing, it indicates that the number of DSP channels after the DSP channel is increased exceeds the channel density, the DSP channel is decreased.
And S223b, after every two DSP channels are reduced, detecting the gap adjustment value of each DSP channel until the gap adjustment value of each DSP channel is 0, and the statistical data meet the preset condition.
In the embodiment of the invention, two DSP channels are reduced each time until the gap adjustment value is 0, namely, the number of the DSP channels is reduced until the system can process normally.
It can be known that, after the DSP channels are reduced in step S223b, the CPU occupancy inevitably does not reach the preset value, and the present application is to realize that the system can normally process the data of each DSP channel under the condition that the CPU occupancy is as high as possible.
In another implementation, when the occupancy rate of the CPU reaches 95%, the gap adjustment values of the DSP channels may be detected within a detection time, and if the gap adjustment values of all the DSP channels are 0 within the detection time, it indicates that the statistical data after adding the DSP channels meets a preset condition, for example, the detection time is 10 minutes, and if the statistical data meets the preset condition within 10 minutes, it indicates that the system has processed the data within the detection time.
If the gap adjustment value in any of the DSP channels is not 0 during the detection time, in step S222b, the DSP channels are reduced, and after the DSP channels are reduced, the gap adjustment values of the DSP channels are counted during the detection time until the gap adjustment values of all the DSP channels are 0 during the detection time. After reducing the DSP channel, the occupancy of the CPU is reduced, for example, the occupancy of the CPU reaches 90%.
And S3, when the statistical data meet the preset conditions, taking the number of the channels after the DSP channels are added as the channel density.
In the embodiment of the invention, the number of channels which meet the preset condition and are added with DSP channels is taken as the channel density.
In the above steps, only when the CPU occupancy is obtained in a short time as high as possible, for example, in the detection time, the system may normally process the data of each DSP channel, and in order to enable the data transmission to stably operate for a long time at the channel density, specifically, step S3 includes:
and S31, when the statistical data meet the preset conditions, detecting the gap adjustment times of each DSP channel within the preset time, wherein the gap adjustment times are the times of initializing the current gap.
In the embodiment of the present invention, it usually takes 48 hours to test the voice quality of a long-time call, in order to ensure the quality of the long-time call, the preset time may be 48 hours, and after 48 hours, the number of times of gap adjustment of each DSP channel is detected. The initial value of the gap adjustment times is zero, and the gap adjustment times is increased by 1 as long as there is a current gap of the DSP channel that is initialized, where the current gap includes a current write gap and a current read gap, for example, when it is detected that the current read gap of the read channel is initialized, the gap adjustment times is increased by 1, and when it is detected that the current write gap of the write channel is initialized, the gap adjustment value is increased by 1.
And S32, if the gap adjustment times are smaller than a third threshold value, taking the number of channels after the DSP channels are increased as the channel density.
In this embodiment of the present invention, when the preset time is 48 hours, the third threshold may be 48, and the smaller the number of times of gap adjustment, the better the quality of processing by the processor is, and if the number of times of gap adjustment is less than 48 times, it may be considered that the number of DSP channels after increasing the number of DSP channels is within a range that the processor can normally process, the number of channels after increasing the number of DSP channels is taken as the channel density.
In the embodiment of the present invention, when the number of times of gap adjustment is greater than the third threshold, the number of DSP channels is reduced until the number of times of gap adjustment of each DSP channel detected after the preset time is less than the third threshold, and the number of DSP channels after the number of DSP channels is reduced is taken as the channel density. The process is the long-time call detection, that is, the embodiment of the present invention further defines that the number of DSP channels corresponding to the long-time call and the higher call quality is taken as the channel density.
In the embodiment of the present invention, voice quality monitoring is added, a section of voice data is captured corresponding to the channel density of a long-time call with high call quality (the CPU occupancy is as high as possible, and the gap adjustment value is 0), the voice data is analyzed by using voice quality analysis software to obtain the PSEQ value, and after actual detection, the PSEQ value meets the standard specification.
Based on the above method for detecting channel density, an embodiment of the present invention further provides a device for detecting channel density, and referring to fig. 2, the device includes: a data input module 100, a data processing module 200 and a result identification module 300;
the data input module 100 is configured to apply for two DSP channels and input voice data to a reading channel of the two DSP channels, where the two DSP channels further include a writing channel;
the data processing module 200 is configured to add a DSP channel and determine whether the statistical data after the addition of the DSP channel meets a preset condition;
and the result identification module 300 is configured to, when the statistical data meets a preset condition, use the number of channels with increased DSP channels as the channel density.
Referring to fig. 3, it is shown that an embodiment of the present invention further provides a computer device, which may be a terminal, and the internal structure of the computer device is as shown in fig. 3. The computer device includes a processor, a memory, a network interface, a display screen, and an input device connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and a computer program. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program is executed by a processor to implement a method of detecting channel density. The display screen of the computer equipment can be a liquid crystal display screen or an electronic ink display screen, and the input device of the computer equipment can be a touch layer covered on the display screen, a key, a track ball or a touch pad arranged on the shell of the computer equipment, an external keyboard, a touch pad or a mouse and the like.
Those skilled in the art will appreciate that the illustration in fig. 3 is merely a block diagram of a portion of the structure associated with the disclosed aspects and is not intended to limit the computing devices to which the disclosed aspects apply, as particular computing devices may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
The embodiment of the invention provides computer equipment, which comprises a memory and a processor, wherein the memory stores a computer program, and the computer equipment is characterized in that the processor executes the computer program and realizes the following steps:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition;
and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
An embodiment of the present invention further provides a computer-readable storage medium, on which a computer program is stored, where the computer program, when executed by a processor, implements the following steps:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition;
and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
It is to be understood that the invention is not limited to the examples described above, but that modifications and variations may be effected thereto by those of ordinary skill in the art in light of the foregoing description, and that all such modifications and variations are intended to be within the scope of the invention as defined by the appended claims.
Claims (10)
1. A method for detecting channel density, the method comprising:
applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
increasing a DSP channel, and judging whether the statistical data after the increase of the DSP channel meets a preset condition;
and when the statistical data meet the preset conditions, taking the number of the channels with the increased DSP channels as the channel density.
2. The method of claim 1, wherein the statistical data includes CPU occupancy, and the adding the DSP channel and determining whether the statistical data after the adding the DSP channel satisfies a preset condition includes:
each time, two additional DSP channels are added, and the CPU occupancy rate after the DSP channels are added is detected, wherein the two additional DSP channels comprise reading channels into which voice data are input;
and when the CPU occupancy rate reaches a preset value, the statistical data after the DSP channel is added meets a preset condition.
3. The method of claim 2, wherein the statistical data further includes a gap adjustment value, and when the CPU occupancy reaches a preset value, the statistical data after the DSP channel is added satisfies a preset condition, including:
when the CPU occupancy rate reaches a preset value, detecting a gap adjustment value of each DSP channel, and judging whether the gap adjustment value of each DSP channel is 0, wherein the gap adjustment value is a value corresponding to gap generation adjustment, and the gap is a position difference between a pointer of a direct memory access controller and a software pointer;
and if the gap adjustment values of the DSP channels are all 0, the statistical data after the DSP channels are added meet the preset condition.
4. The method of claim 3, wherein the detecting the gap adjustment value of each DSP channel and determining whether the gap adjustment value of each DSP channel is 0 comprises:
for a read channel, detecting a current read gap, wherein the read gap is a byte difference between a pointer of a direct memory access controller and a software pointer;
initializing the current reading gap when the current reading gap reaches a first threshold value;
determining that a gap adjustment value for the read channel is not 0.
5. The method of claim 3, wherein the detecting the gap adjustment value of each DSP channel and determining whether the gap adjustment value of each DSP channel is 0 comprises:
for a write channel, detecting a current write gap, wherein the write gap is a byte difference between a software pointer and a direct memory access controller pointer;
initializing the current write gap when the current write gap reaches a second threshold;
determining that a gap adjustment value for the write channel is not 0.
6. The method of claim 3, wherein the determining whether the gap adjustment value for each DSP channel is 0 comprises:
if the gap adjustment value of any channel is not 0, reducing the DSP channel;
and after every two DSP channels are reduced, detecting the gap adjustment value of each DSP channel until the gap adjustment value of each DSP channel is 0, and enabling the statistical data to meet the preset condition.
7. The method according to claim 1, wherein when the statistical data satisfies a preset condition, taking the number of channels after the DSP channel is added as a channel density comprises:
when the statistical data meet a preset condition, detecting the gap adjustment times of each DSP channel within a preset time, wherein the gap adjustment times are the times of initializing the current gap;
and if the gap adjustment times are smaller than a third threshold value, taking the number of channels after the DSP channels are increased as the channel density.
8. A device for detecting channel density, the device comprising: the device comprises a data input module, a data processing module and a result identification module;
the data input module is used for applying for two DSP channels and inputting voice data to a reading channel of the two DSP channels, wherein the two DSP channels also comprise a writing channel;
the data processing module is used for increasing DSP channels and judging whether the statistical data after the DSP channels are increased meet preset conditions or not;
and the result identification module is used for taking the number of the channels with the increased DSP channels as the channel density when the statistical data meet the preset conditions.
9. A computer device comprising a memory and a processor, the memory storing a computer program, wherein the processor implements the steps of the method of any one of claims 1 to 7 when executing the computer program.
10. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911070987.3A CN110995947B (en) | 2019-11-05 | 2019-11-05 | Channel density detection method and device and computer equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911070987.3A CN110995947B (en) | 2019-11-05 | 2019-11-05 | Channel density detection method and device and computer equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110995947A CN110995947A (en) | 2020-04-10 |
| CN110995947B true CN110995947B (en) | 2021-04-20 |
Family
ID=70083204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911070987.3A Active CN110995947B (en) | 2019-11-05 | 2019-11-05 | Channel density detection method and device and computer equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110995947B (en) |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7869424B2 (en) * | 2002-07-01 | 2011-01-11 | Converged Data Solutions Inc. | Systems and methods for voice and data communications including a scalable TDM switch/multiplexer |
| KR20060056033A (en) * | 2004-11-19 | 2006-05-24 | 엘지전자 주식회사 | Apparatus and method for voice packet processing in key phone system |
| CN100479425C (en) * | 2005-07-12 | 2009-04-15 | 中兴通讯股份有限公司 | Method for protecting VOIP digital signal processing channel |
| CN1971710B (en) * | 2006-12-08 | 2010-09-29 | 中兴通讯股份有限公司 | Single-chip based multi-channel multi-voice codec scheduling method |
| CN101090532B (en) * | 2007-07-19 | 2010-11-10 | 华为技术有限公司 | Method, equipment and system for dynamic allocating digital signal processor algorithm channel |
| CN101494699B (en) * | 2008-12-23 | 2011-12-07 | 中兴通讯股份有限公司 | VOIP access gateway and method for using DSP resource |
| CN101719917B (en) * | 2009-12-01 | 2013-02-27 | 中兴通讯股份有限公司 | Media gateway and digital processor chip resource management method |
| CN101895443B (en) * | 2010-07-23 | 2015-08-12 | 中兴通讯股份有限公司 | Media gateway and media resource detection method |
| JP5449218B2 (en) * | 2011-01-27 | 2014-03-19 | 株式会社沖データ | Image forming apparatus |
| CN103763085B (en) * | 2014-01-17 | 2016-08-17 | 南京信息职业技术学院 | A kind of multichannel data high speed acquisition merges method and device |
-
2019
- 2019-11-05 CN CN201911070987.3A patent/CN110995947B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN110995947A (en) | 2020-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108079578B (en) | Code rate adjusting method and device based on cloud game and storage medium | |
| EP3657787A1 (en) | Video quality assessment method and apparatus | |
| KR102607561B1 (en) | Buffer processing methods, devices, apparatuses and computer storage media | |
| CN109756568A (en) | Processing method, equipment and the computer readable storage medium of file | |
| CN104601770A (en) | Terminal and smoothness evaluation method thereof | |
| US20200413357A1 (en) | Method and device for transmitting synchronization signal block, and storage medium | |
| US11295747B2 (en) | System and a method for transmission of audio signals | |
| CN105786441A (en) | Audio processing method, server, user equipment and system | |
| CN106792815A (en) | Data load method and device | |
| US8369251B2 (en) | Timestamp quality assessment for assuring acoustic echo canceller operability | |
| US8423680B2 (en) | System, method, and computer program product for inserting a gap in information sent from a drive to a host device | |
| WO2019100475A1 (en) | Data transmission method, apparatus and device, and storage medium | |
| CN110995947B (en) | Channel density detection method and device and computer equipment | |
| CN109637540B (en) | Bluetooth evaluation method, device, equipment and medium for intelligent voice equipment | |
| CN111309282B (en) | Audio equipment power consumption control method and device, audio equipment and storage medium | |
| CN110505352B (en) | Call quality testing method, system, computer device and computer storage medium | |
| CN115460665A (en) | Network switching method and device | |
| CN110570881A (en) | method, apparatus, device and medium for switching back to voice mode in facsimile transparent transmission mode | |
| US7702054B2 (en) | Detecting errors in transmitted data | |
| CN107729136B (en) | Processing priority configuration method and device based on FPGA | |
| CN107357547B (en) | Audio control method, audio control device and audio equipment | |
| CN109614359B (en) | AXI bus-based data transmission method, device and storage medium | |
| CN108628573B (en) | Method and device for supporting input of multiple types of audio signals | |
| US20190297180A1 (en) | Voice chat amelioration system and method | |
| KR20080040535A (en) | Method for transmitting data using direct memory access control and apparatus therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |