CN110955179B - Dual-channel shared clock trigger delay adjusting device based on PCI bus - Google Patents

Dual-channel shared clock trigger delay adjusting device based on PCI bus Download PDF

Info

Publication number
CN110955179B
CN110955179B CN201911189800.1A CN201911189800A CN110955179B CN 110955179 B CN110955179 B CN 110955179B CN 201911189800 A CN201911189800 A CN 201911189800A CN 110955179 B CN110955179 B CN 110955179B
Authority
CN
China
Prior art keywords
delay
clock
trigger
signal
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911189800.1A
Other languages
Chinese (zh)
Other versions
CN110955179A (en
Inventor
师奕兵
张伟
李焱骏
顾正华
张文清
周健
王轶人
郭一多
罗欣怡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Equipment Design and Testing Technology Research Institute of China Aerodynamics Research and Development Center
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN201911189800.1A priority Critical patent/CN110955179B/en
Publication of CN110955179A publication Critical patent/CN110955179A/en
Application granted granted Critical
Publication of CN110955179B publication Critical patent/CN110955179B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423—Input/output
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/24—Pc safety
    • G05B2219/24215—Scada supervisory control and data acquisition
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Pulse Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The invention discloses a dual-channel shared clock trigger delay device based on a PCI bus, which is characterized in that a clock signal and a trigger signal are provided for a delay control module through an external clock and a trigger source through a signal input interface; meanwhile, the control equipment sends a delay parameter to the delay control module through a PCI bus, the delay parameter is input to the parameter analysis module through a PCI interface of the delay control module, and finally, the clock signal and the trigger signal are subjected to delay adjustment according to the analysis value so as to compensate the problem of asynchronous measurement caused by the self delay of the measurement system, so that the measurement synchronization precision of the measurement system is higher.

Description

Dual-channel shared clock trigger delay adjusting device based on PCI bus
Technical Field
The invention belongs to the technical field of synchronous measurement, and particularly relates to a dual-channel shared clock trigger delay adjusting device based on a PCI bus.
Background
Measurement is a means for people to know the unknown world, and measurement data is an information source for people to judge things. In some measurement fields, there are extremely high accuracy requirements for consistency of measurement time, i.e. synchronous measurement of a plurality of or a plurality of devices is required. The synchronous measurement is beneficial to improving the measurement precision, realizes the multi-directional measurement of the transient signal, and has wide application in the aspects of transient signal monitoring, emission source positioning and the like.
There are many common multi-device synchronous measurement methods, and most of them have a representative measurement method with a master control command, a measurement method with a unified relative time base and a measurement method with a unified absolute time base.
The main control equipment sends commands to all measuring instruments in the measuring process of the main control command measuring method, and all measuring instruments immediately start measuring after receiving the commands. The method has the advantages of simple operation, easy realization, low synchronization precision, and different transmission delays caused by different transmission distances and transmission media between the main control equipment and each measuring instrument.
In the measurement process of the measurement method of the unified relative Time base, the relative Time synchronization among a plurality of instruments is realized by a Network Time Protocol (NTP) or a Precision Time Protocol (PTP), and the unified Time synchronization is set to trigger the measurement. The method has the advantages of complex hardware structure, large software workload and large influence of network conditions on errors.
The measurement process of the measurement method of the unified absolute time base is to realize accurate time service by utilizing a GPS and set the unified time to synchronously trigger measurement. The method generally uses a digital phase-locked loop to realize the clock synchronization with the GPS, and has complex hardware design and difficult realization.
The three multi-equipment synchronous measurement methods can achieve simultaneous triggering of the measurement instruments under the optimal condition. However, there is a delay between triggering and actual acquisition of the instrument, the delay times of different instruments are different, and the error caused by the delay cannot be ignored under the condition of high requirement on synchronization accuracy.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provide a dual-channel shared clock trigger delay adjusting device based on a PCI bus, which compensates the problem of measurement asynchronism caused by the self delay of a measurement system by delaying a clock signal and a trigger signal, so that the measurement synchronization precision of the measurement system is higher.
In order to achieve the above object, the present invention provides a dual channel shared clock trigger delay apparatus based on PCI bus, comprising:
the PCI bus is used for transmitting the delay parameter of the control equipment to the device and supplying power to each module in the device;
the power module supplies power to the whole device through the PCI bus;
the signal input and output interface is used for inputting and outputting an external clock signal and a trigger signal by the device;
the delay control module is realized by an FPGA (field programmable gate array), and the main functions of the FPGA comprise a parameter analysis module, a frequency doubling module, a frequency divider, a shunt module, a counter and a register set; the method has the main functions that under the action of an external clock signal and a trigger signal, delay and rough adjustment is carried out on delay parameters;
the accurate delay module comprises four clock delay chips, wherein two of the clock delay chips are used for accurately adjusting the delay of the trigger signal, and the other two clock delay chips are used for accurately adjusting the delay of the clock signal;
the work flow of the double-channel shared clock trigger delay adjusting device is as follows:
an external clock and a trigger source provide a clock signal and a trigger signal for the delay control module through a signal input interface;
meanwhile, the control equipment sends a DELAY parameter to the DELAY control module through a PCI bus, the DELAY parameter is input to the parameter analysis module through a PCI interface of the DELAY control module, and the parameter analysis module analyzes the DELAY parameter into an enable signal EN, a channel 1 clock frequency CH1_ CLK, a channel 2 clock frequency CH2_ CLK, a channel 2 clock DELAY time CLK _ DELAY, a channel 2 trigger DELAY time TRIG _ DELAY and reserved data and respectively stores the data into corresponding registers;
after a new value in the register group is written into a corresponding register every time, reading the value of each register by the FPGA, when the value of an EN register is read to be 0 xfffffffff, multiplying the frequency of the received clock signal by a frequency multiplication module by the FPGA, dividing the frequency of the frequency-multiplied clock signal by a frequency divider according to the values in the registers CH1_ CLK and CH2_ CLK to generate two paths of clock signals, and then performing clock DELAY rough adjustment by using a counter 1 according to the value in the CLK _ DELAY register; meanwhile, the FPGA divides the received trigger signals into two paths through a shunt module, and then the two paths of trigger signals are subjected to DELAY coarse adjustment by using a counter 2 according to the value in a TRIG _ DELAY register; and finally, transmitting the four paths of signals after DELAY coarse adjustment to an accurate DELAY module, wherein two paths of clock signals are respectively input to the two clock DELAY chips, two paths of trigger signals are respectively input to the two trigger DELAY chips, then controlling four groups of DELAY chips by the FPGA according to values in the CLK _ DELAY and TRIG _ DELAY registers, carrying out DELAY fine adjustment on the signals input by the FPGA through the four groups of DELAY chips, and finally outputting the signals through a signal output interface.
The invention aims to realize the following steps:
the invention relates to a dual-channel shared clock trigger delay device based on a PCI bus, which is characterized in that a clock signal and a trigger signal are provided for a delay control module through an external clock and a trigger source through a signal input interface; meanwhile, the control equipment sends a delay parameter to the delay control module through a PCI bus, the delay parameter is input to the parameter analysis module through a PCI interface of the delay control module, and finally, the clock signal and the trigger signal are subjected to delay adjustment according to the analysis value so as to compensate the problem of asynchronous measurement caused by the self delay of the measurement system, so that the measurement synchronization precision of the measurement system is higher.
Meanwhile, the two-channel shared clock triggering delay device based on the PCI bus also has the following beneficial effects:
(1) the PCI bus interface is used, so that the advantages of high speed and plug-and-play performance are achieved, and the conflict among the board cards is not worried;
(2) because the delay time from triggering to collecting of the instrument is related to the hardware characteristics of the instrument, the delay is relatively fixed, the invention compensates the asynchronous measurement problem caused by the delay of the measurement system by delaying the input clock and the trigger signal, so that the measurement synchronization precision of the measurement system is higher;
(3) the invention has no requirement on the frequency of the input clock signal, and the frequency of the output clock signal can be set;
(4) the invention has extremely high delay precision which can reach nanosecond level.
Drawings
FIG. 1 is a diagram of an embodiment of a two-channel shared clock triggered delay device according to the present invention;
FIG. 2 is a circuit schematic of a power supply module;
FIG. 3 is a circuit schematic of the precision delay module;
FIG. 4 is a schematic diagram of an internal design of an FPGA chip;
fig. 5 is a schematic diagram of the delay principle.
Detailed Description
The following description of the embodiments of the present invention is provided in order to better understand the present invention for those skilled in the art with reference to the accompanying drawings. It is to be expressly noted that in the following description, a detailed description of known functions and designs will be omitted when it may obscure the subject matter of the present invention.
Examples
Fig. 1 is an architecture diagram of an embodiment of a dual-channel shared clock triggered delay apparatus according to the present invention.
In this embodiment, as shown in fig. 1, the dual-channel shared clock trigger delay apparatus based on the PCI bus of the present invention includes: the system comprises a PCI bus, a power supply module, a signal input interface, a signal output interface and a delay control module, and is mainly used for two close-range systems to be measured;
the PCI bus is used for transmitting the delay parameter of the control equipment to the device and supplying power to each module in the device;
the power module supplies power to the whole device through a PCI bus;
the PCI bus needs to provide 3.3V, 5V, ± 12V power for each module, thus requiring the power modules to provide 3.3V, 2.5V and 1.2V power inputs. Compared with 2.5V and 1.2V power supplies, the two LDO power supply chips LT1963 and LT1764 of Linte company are adopted to generate 2.5V and 1.2V respectively, and the circuit schematic diagram is shown in FIG. 2.
The signal input and output interface is used for inputting and outputting an external clock signal and a trigger signal by the device;
the delay control module is realized by an FPGA (field programmable gate array), and the main functions of the FPGA comprise a parameter analysis module, a frequency multiplication module, a frequency divider, a shunt module, a counter and a register set; the method has the main functions of carrying out delay coarse adjustment on a clock signal and a trigger signal according to a delay parameter;
in this embodiment, the delay control module uses an FPGA as a control core. In this example, an EP3C10F256 chip of Cyclone III series of Altera was selected. The Cyclone III series has the following characteristics: (1) the method has advanced IP core support; (2) the PLL can output 200MHz main frequency; (3) the device has higher performance and lower power consumption; (4) the reliability of the system is greatly improved.
The EP3C10F256 chip has 10320 logic cells, 414kb RAM, 2 PLLs, 10 global clock networks, i.e. at most 182 user I/O. The chip has abundant resources, the dominant frequency is up to more than 200MHz, and the clock delay control and logic design can be completely met.
Theoretically, the FPGA can generate clock signals in the frequency range of 0-100MHz, and the requirements of the embodiment are completely met. The dominant frequency is designed to be 200MHz, namely, the precision can reach 5 ns.
The accurate delay module comprises four clock delay chips, wherein two of the clock delay chips are used for accurately adjusting the delay of the trigger signal, and the other two clock delay chips are used for accurately adjusting the delay of the clock signal;
in the embodiment, the precise delay module adopts a group of DS1123L-200 chips of Dallas corporation to realize precise delay. The chip has the following characteristics: (1) 8-bit programmable delay control; (2) having serial and parallel communication interfaces; (3) the time delay in the range of 0-510ns can be realized, and the step is 2 ns.
The work flow of the double-channel shared clock triggering delay adjusting device is as follows:
an external clock and a trigger source provide a clock signal and a trigger signal for the delay control module through a signal input interface;
meanwhile, the control equipment sends a DELAY parameter to the DELAY control module through a PCI bus, the DELAY parameter is input to the parameter analysis module through a PCI interface of the DELAY control module, and the parameter analysis module analyzes the DELAY parameter into an enable signal EN, a channel 1 clock frequency CH1_ CLK, a channel 2 clock frequency CH2_ CLK, a channel 2 clock DELAY time CLK _ DELAY, a channel 2 trigger DELAY time TRIG _ DELAY and reserved data and respectively stores the data into corresponding registers;
after new values are written into corresponding registers in the register group each time, reading the values of the registers by the FPGA, when the value of an EN register is read to be 0 xfffffffff, multiplying the frequency of a received clock signal by a frequency multiplication module by the FPGA, dividing the frequency-multiplied clock signal by a frequency divider according to the values in the registers of CH1_ CLK and CH2_ CLK to generate two paths of clock signals, and then performing clock DELAY rough adjustment by using a counter 1 according to the value in the register of CLK _ DELAY; meanwhile, the FPGA divides the received trigger signals into two paths through a shunt module, and then the two paths of trigger signals are subjected to DELAY coarse adjustment by using a counter 2 according to the value in a TRIG _ DELAY register; and finally, transmitting the four paths of signals after DELAY coarse adjustment to an accurate DELAY module, wherein two paths of clock signals are respectively input to the two clock DELAY chips, two paths of trigger signals are respectively input to the two trigger DELAY chips, then controlling four groups of DELAY chips by the FPGA according to values in CLK _ DELAY and TRIG _ DELAY registers, carrying out DELAY fine adjustment on the signals input by the four groups of DELAY chips, and finally outputting the signals through a signal output interface for a measurement system.
In the invention, two groups of delayed clock signals and trigger signals can be simultaneously output, so that the method can be used for two groups of measuring systems with close distances.
Fig. 3 is a circuit schematic of the precision delay module.
In the embodiment, the FPGA realizes the first-stage coarse delay, and then the DS1123L-200 chip realizes the second-stage precise delay, the chip steps by 2ns at the minimum, the chip is simple to control, and the requirement can be completely met. The 2 clock signals and 2 trigger signals are designed to be 4 signals in total to realize delay control, and the circuit schematic diagram is shown in fig. 3, wherein the two circuits on the left are the circuit schematic diagrams for realizing the clock signal delay control, and the two circuits on the right are the circuit schematic diagrams for realizing the trigger signal delay control.
FIG. 4 is a schematic diagram of the internal design of an FPGA chip.
The FPGA receives and analyzes PCI transmitted data, and the data is divided into six data, namely an enabling signal, the clock frequency of the channel 1, the clock frequency of the channel 2, the clock delay time of the channel 2, the trigger delay time of the channel 2 and reserved data.
An input clock is 10MHz, and a 200MHz main frequency signal is generated by frequency multiplication through a PLL core, so that the internal delay of the FPGA chip is based on the main frequency signal, the period of the main frequency signal is 5ns, and the minimum delay step is 5 ns.
After receiving PCI incoming data, the data is stored in the corresponding six registers.
When the value of the enable register is read to be 0 xfffffffff, the FPGA firstly frequency-divides the clock signal according to the values in the CH1_ CLK register and the CH2_ CLK register to generate two paths of clock signals. Since the main frequency is 200MHz, only integer multiple frequency division can be obtained. If a clock output with other frequencies is desired, the code needs to be changed to change the main frequency to other frequencies.
Fig. 5 is a schematic diagram of the delay principle.
In this embodiment, each of the counters 1 and 2 in fig. 1 includes A, B two sets of counters; the clock signal before the delay is detected for its edge, and after the edge is detected, a counter is used to count. As shown in fig. 5, the specific process is as follows: and after the rising edge of the clock is detected, changing the counting number of the counter B according to the delay time transmitted by the PCI interface, and after the counting of the counter A is finished, setting the output high. And after the falling edge of the clock is detected, changing the counting number of the counter B according to the delay time transmitted by the PCI interface, and after the counting of the counter A is finished, setting the output to be low. Thus, one cycle of the delay operation is completed.
From the principle of delay, it can be appreciated that the delay time should not exceed the length of one cycle. Since the clock is a periodic signal, a delay of more than one period is not meaningful. And if the delay time is greater than one clock cycle, dividing the delay time by the clock cycle for remainder. For a hardware circuit, the division circuit consumes too many resources, so that it is not suitable to design too many divisions in the hardware circuit. Therefore, the relation between the judgment delay time and the cycle size and the residue taking operation are placed on an upper computer. This saves FPGA resources.
The delay operation of the trigger is realized by detecting the rising edge and the falling edge. However, the default trigger is not a periodic signal but only a pulse signal, so that the relationship between the magnitude and the period of the delay is not determined.
Although the illustrative embodiments of the present invention have been described in order to facilitate those skilled in the art to understand the present invention, it is to be understood that the present invention is not limited to the scope of the embodiments, and that various changes may be made apparent to those skilled in the art as long as they are within the spirit and scope of the present invention as defined and defined in the appended claims, and all matters of the invention using the inventive concepts are protected.

Claims (2)

1. A dual-channel shared clock trigger delay device based on a PCI bus is characterized by comprising:
the PCI bus is used for transmitting the delay parameter of the control equipment to the device and supplying power to each module in the device;
the power module supplies power to the whole device through a PCI bus;
the signal input and output interface is used for inputting and outputting an external clock signal and a trigger signal by the device;
the delay control module is realized by an FPGA (field programmable gate array), and the main functions of the FPGA comprise a parameter analysis module, a frequency multiplication module, a frequency divider, a shunt module, a counter and a register set; mainly carrying out delay coarse adjustment on a clock signal and a trigger signal according to a delay parameter;
the accurate delay module comprises four clock delay chips, wherein two of the clock delay chips are used for accurately adjusting the delay of the trigger signal, and the other two clock delay chips are used for accurately adjusting the delay of the clock signal;
the work flow of the double-channel shared clock triggering delay adjusting device is as follows:
an external clock and a trigger source provide a clock signal and a trigger signal for the delay control module through a signal input interface;
meanwhile, the control equipment sends a DELAY parameter to the DELAY control module through a PCI bus, the DELAY parameter is input to the parameter analysis module through a PCI interface of the DELAY control module, and the parameter analysis module analyzes the DELAY parameter into an enable signal EN, a channel 1 clock frequency CH1_ CLK, a channel 2 clock frequency CH2_ CLK, a channel 2 clock DELAY time CLK _ DELAY, a channel 2 trigger DELAY time TRIG _ DELAY and reserved data and respectively stores the data into corresponding registers;
after new values are written into corresponding registers in the register group each time, reading the values of the registers by the FPGA, when the value of an EN register is read to be 0 xfffffffff, multiplying the frequency of a received clock signal by a frequency multiplication module by the FPGA, dividing the frequency-multiplied clock signal by a frequency divider according to the values in the registers of CH1_ CLK and CH2_ CLK to generate two paths of clock signals, and then performing clock DELAY rough adjustment by using a counter 1 according to the value in the register of CLK _ DELAY; meanwhile, the FPGA divides the received trigger signals into two paths through a shunt module, and then DELAY coarse adjustment is carried out on the two paths of trigger signals by using a counter 2 according to the value in a TRIG _ DELAY register; and finally, transmitting the four paths of signals after DELAY coarse adjustment to an accurate DELAY module, wherein two paths of clock signals are respectively input to the two clock DELAY chips, two paths of trigger signals are respectively input to the two trigger DELAY chips, then controlling four groups of DELAY chips by the FPGA according to values in the CLK _ DELAY and TRIG _ DELAY registers, carrying out DELAY fine adjustment on the signals input by the FPGA through the four groups of DELAY chips, and finally outputting the signals through a signal output interface.
2. The PCI bus-based dual-channel shared clock triggered delay device of claim 1, wherein the delay time of the coarse delay adjustment does not exceed the period length of a clock signal.
CN201911189800.1A 2019-11-28 2019-11-28 Dual-channel shared clock trigger delay adjusting device based on PCI bus Active CN110955179B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911189800.1A CN110955179B (en) 2019-11-28 2019-11-28 Dual-channel shared clock trigger delay adjusting device based on PCI bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911189800.1A CN110955179B (en) 2019-11-28 2019-11-28 Dual-channel shared clock trigger delay adjusting device based on PCI bus

Publications (2)

Publication Number Publication Date
CN110955179A CN110955179A (en) 2020-04-03
CN110955179B true CN110955179B (en) 2022-09-06

Family

ID=69978737

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911189800.1A Active CN110955179B (en) 2019-11-28 2019-11-28 Dual-channel shared clock trigger delay adjusting device based on PCI bus

Country Status (1)

Country Link
CN (1) CN110955179B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112255533A (en) * 2020-09-25 2021-01-22 杭州加速科技有限公司 Device and method for improving synchronous trigger real-time performance of semiconductor tester
CN115129639B (en) * 2022-06-14 2023-10-27 沐曦集成电路(南京)有限公司 Delay adjusting device of AXI bus
CN115361344B (en) * 2022-07-21 2023-05-12 湖南毂梁微电子有限公司 Signal inclination compensation device and method

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5631591A (en) * 1995-05-30 1997-05-20 National Semiconductor Corporation Method and apparatus for synchronizing timing signals of two integrated circuit chips
CN101179305A (en) * 2006-08-25 2008-05-14 美国博通公司 System and method for electronic dispersion compensation
CN101656586A (en) * 2008-08-20 2010-02-24 中兴通讯股份有限公司 Method and device for improving virtual concatenation delay compensation caching efficiency in synchronous digital hierarchy
CN101707954A (en) * 2007-04-11 2010-05-12 Fts电脑技术有限公司 Communication method and device for efficient and secure transmission of tt Ethernet messages
CN101783665A (en) * 2009-12-31 2010-07-21 广东正业科技股份有限公司 Programmable stepping time-delay time base and sampling system
CN201654786U (en) * 2009-12-31 2010-11-24 广东正业科技股份有限公司 Programmable step delay time base and sampling system
CN102035512A (en) * 2010-11-19 2011-04-27 中国工程物理研究院流体物理研究所 Clock phase-splitting technology-based precise digital time delay synchronous machine and time delay method
WO2015143464A1 (en) * 2014-03-25 2015-10-01 Fts Computertechnik Gmbh Method for fault-tolerant clock synchronization in wireless time-triggered networks
CN105721094A (en) * 2016-01-29 2016-06-29 努比亚技术有限公司 Double-channel mobile terminal and double-channel data synchronization method
CN108427102A (en) * 2018-03-04 2018-08-21 中国船舶重工集团公司第七二三研究所 A kind of radar base band clutter generating means and method
CN108647173A (en) * 2018-08-01 2018-10-12 中国电子科技集团公司第三十四研究所 A kind of synchronous start pulse signal regenerating unit and its operation method
CN208384566U (en) * 2018-08-01 2019-01-15 中国电子科技集团公司第三十四研究所 A kind of synchronous start pulse signal regenerating unit
CN208872796U (en) * 2018-09-13 2019-05-17 北京数采精仪科技有限公司 A kind of general card oscillograph of multichannel based on pci interface and system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6812760B1 (en) * 2003-07-02 2004-11-02 Micron Technology, Inc. System and method for comparison and compensation of delay variations between fine delay and coarse delay circuits
JP5656305B1 (en) * 2014-04-17 2015-01-21 パナソニックＩｐマネジメント株式会社 COMMUNICATION DEVICE, COMMUNICATION SYSTEM, AND COMMUNICATION METHOD

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5631591A (en) * 1995-05-30 1997-05-20 National Semiconductor Corporation Method and apparatus for synchronizing timing signals of two integrated circuit chips
CN101179305A (en) * 2006-08-25 2008-05-14 美国博通公司 System and method for electronic dispersion compensation
CN101707954A (en) * 2007-04-11 2010-05-12 Fts电脑技术有限公司 Communication method and device for efficient and secure transmission of tt Ethernet messages
CN101656586A (en) * 2008-08-20 2010-02-24 中兴通讯股份有限公司 Method and device for improving virtual concatenation delay compensation caching efficiency in synchronous digital hierarchy
CN101783665A (en) * 2009-12-31 2010-07-21 广东正业科技股份有限公司 Programmable stepping time-delay time base and sampling system
CN201654786U (en) * 2009-12-31 2010-11-24 广东正业科技股份有限公司 Programmable step delay time base and sampling system
CN102035512A (en) * 2010-11-19 2011-04-27 中国工程物理研究院流体物理研究所 Clock phase-splitting technology-based precise digital time delay synchronous machine and time delay method
WO2015143464A1 (en) * 2014-03-25 2015-10-01 Fts Computertechnik Gmbh Method for fault-tolerant clock synchronization in wireless time-triggered networks
CN105721094A (en) * 2016-01-29 2016-06-29 努比亚技术有限公司 Double-channel mobile terminal and double-channel data synchronization method
CN108427102A (en) * 2018-03-04 2018-08-21 中国船舶重工集团公司第七二三研究所 A kind of radar base band clutter generating means and method
CN108647173A (en) * 2018-08-01 2018-10-12 中国电子科技集团公司第三十四研究所 A kind of synchronous start pulse signal regenerating unit and its operation method
CN208384566U (en) * 2018-08-01 2019-01-15 中国电子科技集团公司第三十四研究所 A kind of synchronous start pulse signal regenerating unit
CN208872796U (en) * 2018-09-13 2019-05-17 北京数采精仪科技有限公司 A kind of general card oscillograph of multichannel based on pci interface and system

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
一种多通道时钟分频和触发延迟电路的设计;李威等;《现代电子技术》;20111015(第20期);全文 *
基于FPGA与ARM的多路时序控制系统设计与实现;王鹏等;《计算机测量与控制》;20120625(第06期);全文 *
基于PCI总线的多通道数据采集系统同步性能研究;毛林燕;《中国优秀硕士学位论文全文数据库信息科技辑》;20070330;全文 *
宽带双通道波形产生模块设计与实现;王新磊;《中国优秀硕士学位论文全文数据库社会科学Ⅰ辑》;20180228;全文 *

Also Published As

Publication number Publication date
CN110955179A (en) 2020-04-03

Similar Documents

Publication Publication Date Title
CN110955179B (en) Dual-channel shared clock trigger delay adjusting device based on PCI bus
CN113535620A (en) Multichannel synchronous high-speed data acquisition device
CN106253902B (en) The multi-channel parallel acquisition system of identification calibration function is resetted with more device synchronizations
CN105549379A (en) Synchronous measurement apparatus based on high precision time reference triggering and method thereof
CN109284247B (en) Multi-FPGA multi-channel acquisition system storage synchronization method
CN110995388B (en) Distributed shared clock trigger delay system
CN113533815B (en) Multi-channel sampling synchronization method based on time stamps
CN104378114A (en) Method for achieving synchronization of multichannel analog-digital converter
CN103592881A (en) Multi-path signal synchronous sampling control circuit based on FPGA
CN109188987A (en) Multi channel signals high-precise synchronization control method and device based on high speed D/A
CN101738141B (en) Multi-channel data signal synchronous storage method for missile-borne data sampling system
CN100578934C (en) Delay line calibration circuit comprising asynchronous arbiter element
CN104298150B (en) A kind of TDC implementation methods and its device based on FPGA special logic resources
CN104216462A (en) Large-dynamic and high-precision programmable time delay device based on FPGA (field programmable gate array)
US10680792B1 (en) Systems and methods for timing a signal
CN102928805A (en) Multi-meter position instrument for calibrating digital energy meters
CN106385253B (en) Based on parameter processing module and the cascade digit time converting system of phaselocked loop
CN105245235A (en) Serial-to-parallel conversion circuit based on clock phase modulation
CN103064461B (en) A kind of production method of clock enable signal and device
CN221008137U (en) Clock synchronization circuit and tester
Huang et al. Design of Eight-Channel Synchronous High-Speed Data Acquisition System Based on Timestamp
CN116896516B (en) Time synchronization precision testing system and method based on pulse per second method
CN113933588B (en) High-precision frequency measurement chip in Beidou time-frequency equipment
CN112816858B (en) Digital circuit delay test method, test circuit and integrated circuit chip
CN202197290U (en) Device for obtaining data synchronism in high speed system on chip circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20231125

Address after: 611731, No. 2006, West Avenue, Chengdu hi tech Zone (West District, Sichuan)

Patentee after: University of Electronic Science and Technology of China

Patentee after: Institute of equipment design and test technology, China Aerodynamics Research and Development Center

Address before: 611731, No. 2006, West Avenue, Chengdu hi tech Zone (West District, Sichuan)

Patentee before: University of Electronic Science and Technology of China

TR01 Transfer of patent right