CN110825206B - Computer integrated system and fault automatic switching method - Google Patents
Computer integrated system and fault automatic switching method Download PDFInfo
- Publication number
- CN110825206B CN110825206B CN201911103954.4A CN201911103954A CN110825206B CN 110825206 B CN110825206 B CN 110825206B CN 201911103954 A CN201911103954 A CN 201911103954A CN 110825206 B CN110825206 B CN 110825206B
- Authority
- CN
- China
- Prior art keywords
- module
- power supply
- cpu
- main cpu
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000012544 monitoring process Methods 0.000 claims abstract description 7
- 238000004891 communication Methods 0.000 claims description 30
- 238000005070 sampling Methods 0.000 claims description 29
- 238000004364 calculation method Methods 0.000 claims description 26
- 238000001514 detection method Methods 0.000 claims description 25
- 238000012545 processing Methods 0.000 claims description 21
- 230000006870 function Effects 0.000 claims description 7
- 230000002457 bidirectional effect Effects 0.000 claims description 6
- 239000004973 liquid crystal related substance Substances 0.000 claims description 6
- 230000009977 dual effect Effects 0.000 claims description 4
- 230000004069 differentiation Effects 0.000 claims description 3
- 230000010365 information processing Effects 0.000 claims description 3
- 230000007774 longterm Effects 0.000 claims description 3
- 238000002955 isolation Methods 0.000 claims 3
- 230000036632 reaction speed Effects 0.000 abstract description 3
- 238000013461 design Methods 0.000 abstract description 2
- 238000006243 chemical reaction Methods 0.000 description 8
- 230000008859 change Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 2
- 206010033799 Paralysis Diseases 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000010485 coping Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Abstract
The invention discloses a computer integrated system and a fault automatic switching method, and belongs to the technical field of computer systems. The computer integrated system provided by the invention comprises the dual-power supply system, the cache system, the backup module and the monitoring module, so that the smoothness and the safety of the computer system are greatly improved; according to the fault automatic switching method, the main CPU and the auxiliary CPU are arranged to cooperatively manage the power supply module, so that the safety is higher, and the reaction speed is higher; by utilizing the design, the problems that the existing computer and the computer system are suddenly shut down when encountering power failure, cannot be used continuously, and the work and the life are affected and the computer is damaged are effectively solved.
Description
Technical Field
The present invention relates to the field of computer systems, and in particular, to a computer integrated system and a method for automatically switching faults.
Background
The computer is commonly called a computer, is a modern electronic computing machine for high-speed computing, can perform numerical computation and logic computation, has a memory function, and is a modern intelligent electronic device capable of automatically and high-speed processing mass data according to program operation.
The computer is mainly composed of a hardware system and a software system, and a computer without any software installed is called a bare computer. The system can be divided into five types of super computers, industrial control computers, network computers, personal computers and embedded computers, more advanced computers comprise biological computers, photon computers, quantum computers and the like, along with the development of technology, the functions of the computers are more and more diversified, and the rich functions of the computers are realized by relying on the work of various hardware systems and software systems.
The computer is applied to various fields in social life, and has great influence on life of people, especially in the present information society, the use of the computer becomes more diversified, and in the daily use process of the computer, people often encounter sudden shutdown of the computer caused by sudden damage of a power supply, especially in some large-sized computers, the sudden shutdown has great influence, and even damage of the computer or paralysis of a network can be caused, so that it is very necessary to design a computer integrated system and a fault switching method capable of coping with power supply faults.
Disclosure of Invention
The invention aims to solve the problems that the existing computer and computer system can be suddenly shut down when encountering power failure and can not be used continuously, and work and life are influenced and the computer is damaged.
In order to achieve the above purpose, the present invention adopts the following technical scheme:
the utility model provides a computer integrated system, includes dual supply power supply system, dual supply power supply system links with the buffer memory system, link on the buffer memory system and have control module and backup module, still interlinkage between control module and the backup module, control module is including basic operation module, information processing module and storage module, backup module is including buffering data backup and long-term data backup, control module and backup module all link with the control module, the control module still links on the dual supply power supply system.
Preferably, the dual-power supply system comprises a main CPU and a secondary CPU, wherein the main CPU and the secondary CPU respectively comprise a main CPU control module and a secondary CPU control module, the main CPU and the secondary CPU are mutually linked, the main CPU is also linked with a power module, a state module, a voltage and current detection module, a driving module and a communication module, and the secondary CPU is linked with a key, a panel button input module, a signal display lamp module and a liquid crystal display module.
Preferably, the driving module comprises a photoelectric isolator and a relay, wherein the photoelectric isolator is linked on a main CPU, and the relay is linked on the photoelectric isolator; the communication module comprises a CAN communication interface and an upper computer, wherein the CAN communication interface is in bidirectional link with the main CPU, and the upper computer is in bidirectional link with the CAN communication interface.
A method for automatic switching over of faults, applied to a computer integrated system, comprising the steps of:
s1, supplying power to a computer integrated system, so that a main power supply module of a dual-power supply system works to electrify a main CPU and a secondary CPU;
s2, the main CPU and the auxiliary CPU work, and data acquisition is carried out on information such as current and voltage of power supply, current and voltage fed back by the computer integrated system and the like;
s3, processing and analyzing the data acquired in the S2, substituting the tidied data into a calculation method for detecting the power failure, and judging whether the failure exists according to a calculation result;
s4, if the power failure detection calculation result shows that no failure exists, directly returning an instruction, and carrying out the steps of data acquisition and power failure detection calculation again, wherein the whole computer integrated system works normally; if the calculation result shows that the fault exists, judging whether the switching operation condition is met or not by the main CPU and the auxiliary CPU;
s5, if the judging result is that the switching operation condition is not met, returning a control instruction, continuing to acquire data and detect and calculate power failures, and simultaneously, not switching the power supply module, and continuing to use the main power supply module for power supply;
and S6, if the judging result is that the switching operation condition is met, the main CPU and the auxiliary CPU send out a switching command, the power supply of the main power supply module is converted into the power supply of the auxiliary power supply module, and meanwhile, the data acquisition and the power failure detection calculation work are continuously carried out.
Preferably, the power-on operation of the main CPU mentioned in S2 includes the following steps:
a1, after the main CPU is electrified, firstly initializing an internal register, and then automatically performing self-checking by the main CPU;
a2, after the self-checking is finished, carrying out alarming or resetting treatment according to the self-checking result;
a3, after initialization and self-checking are completed, executing a related interrupt service routine, determining the working mode of the computer integrated system, then carrying out switching value input detection, and then carrying out calculation of voltage, current and power;
a4, judging whether the power supply module fails according to the calculation result, if so, immediately performing fault processing, and if not, processing the communication task and performing data communication processing by the slave CPU;
and A5, returning to the self-checking step after the fault processing or the communication task processing is finished, and continuing to work by the main CPU.
Preferably, the power-on operation of the slave CPU mentioned in S2 includes the following steps:
b1, after the CPU is electrified, firstly initializing an internal register, and then performing self-checking work;
b2, automatically detecting whether the functions of the key, the panel button input module, the signal display lamp module and the liquid crystal display module of the slave CPU can work normally or not;
b3, exchanging data between the master CPU and the slave CPU when the self-checking is finished and no fault is displayed;
and B4, resetting the signal lamp according to the data obtained from the main CPU, and displaying the working state of the dual-power supply system according to the actual working condition of the power supply.
Preferably, in the step S3, a computer power failure detection algorithm is mentioned, which specifically includes:
let the grid phase voltage:
the differentiation is as follows:
the sampling point number N is set in one power frequency period, the time interval between two adjacent sampling points is t, and the voltage of the kth sampling point is as follows:
the k-1 th sampling point voltage is:
differential is replaced by differential:
when the sampling interval t is relatively small:
let k=ωt k ，k＝1，2，3,4...
Where ωi (k), ψi (k) is the error.
p i (k)＝(v i (k)-v i (k-N))-(v i (k-N)-v i (k-2N))
＝w i (k)-2w i (k-N)+w i (k-2N)
Q i (k)＝(v′ i (k)-v′ i (k-N))-(v′ i (k-N)-v′ i (k-2N))
＝ψ i (k)-2ψ i (k-N)+ψ i (k-2N)
Visible in the lightThe voltage is very small at normal times. Assuming that the fundamental voltage drops between (k-1) to (k) th sampling points, the harmonic component assumes inconvenience, and the drop amplitude is a, sampling points after k:
since the fault detection time is much smaller than one power frequency period, the sampling point of the period before the current sampling point can be considered to be fault-free.
Wherein the method comprises the steps of
Due to (aV 1 ) 2 ＞＞Q i (k) Therefore:
J i (k)≈aV 1
it can be considered a fault when a preset threshold is exceeded.
Compared with the prior art, the invention provides a computer integrated system and a fault automatic switching method, which have the following beneficial effects:
(1) The computer integrated system provided by the invention comprises a dual-power supply system, can effectively cope with the situation of sudden power failure in the use process of a computer, and also comprises a cache system and a backup system, wherein the cache system belongs to an upper layer system, can cache some important data information in the working process of the computer, can greatly improve the use speed and fluency of the system, and the backup system can timely backup the important information.
(2) The invention provides a fault automatic switching method based on computer power faults, which aims at a computer integrated system and provides a double-power supply, and simultaneously, in a double-power supply system, a main CPU and a secondary CPU are arranged to control the CPUs, wherein a main program of the main CPU is firstly electrified and self-checked, and is reset in a delayed mode to be initialized after the power supply is stable, and the method comprises the steps of initializing an internal register of the CPU; initializing a memory, initializing an ADC, initializing a timer, initializing communication, etc. After the initialization is finished, executing a related interrupt service routine, after determining the working mode of the system, carrying out switching value input detection, voltage current power calculation, judging whether a power supply fails, locking conversion, executing conversion and carrying out data communication processing with a slave CPU, and carrying out power-on initialization on the slave CPU software as well, mainly completing the functions of keyboard input, man-machine interface display, communication of a master CPU and the like.
(3) The power supply fault detection algorithm provided by the invention is an algorithm for detecting voltage abrupt change, the abrupt change is compared with a threshold value preset by a system, if the abrupt change exceeds the threshold value, conversion is executed, otherwise, conversion is not executed; the algorithm has small calculated amount, strong anti-interference capability and high reaction speed, and can detect faults only by two sampling periods at most; at any electrical angle, the algorithm adopted in the method can react in a very short time, so that the real-time monitoring of the power supply and the switching of the power supply can be realized in the shortest time when the power supply fails can be realized rapidly and effectively, the normal work of a computer is ensured, and the normal work of the work and the life of a user is not influenced.
Drawings
FIG. 1 is a system flow diagram of a computer integrated system according to the present invention;
FIG. 2 is a block diagram illustrating a method for automatic failover according to the present invention;
FIG. 3 is a main CPU workflow diagram of an automatic failover method according to the present invention;
fig. 4 is a slave CPU workflow diagram of a fail-over method according to the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments.
In the description of the present invention, it should be understood that the terms "upper," "lower," "front," "rear," "left," "right," "top," "bottom," "inner," "outer," and the like indicate or are based on the orientation or positional relationship shown in the drawings, merely to facilitate description of the present invention and to simplify the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention.
Example 1:
referring to fig. 1, a computer integrated system includes a dual-power supply system, the dual-power supply system is linked with a cache system, a control module and a backup module are linked on the cache system, the control module and the backup module are also linked with each other, the control module includes a basic operation module, an information processing module and a storage module, the backup module includes a cache data backup and a long-term data backup, the control module and the backup module are both linked with a monitoring module, and the monitoring module is also linked with the dual-power supply system.
The dual-power supply system comprises a main CPU and a secondary CPU, wherein the main CPU and the secondary CPU respectively comprise a main CPU control module and a secondary CPU control module, the main CPU and the secondary CPU are mutually linked, the main CPU is also linked with a power module, a state module, a voltage and current detection module, a driving module and a communication module, and the secondary CPU is linked with a key, a panel button input module, a signal display lamp module and a liquid crystal display module.
The driving module comprises a photoelectric isolator and a relay, wherein the photoelectric isolator is linked on the main CPU, and the relay is linked on the photoelectric isolator; the communication module comprises a CAN communication interface and an upper computer, wherein the CAN communication interface is in bidirectional link with the main CPU, and the upper computer is in bidirectional link with the CAN communication interface.
(4) The computer integrated system provided by the invention comprises a dual-power supply system, can effectively cope with the situation of sudden power failure in the use process of a computer, and also comprises a cache system and a backup system, wherein the cache system belongs to an upper layer system, can cache some important data information in the working process of the computer, can greatly improve the use speed and fluency of the system, and the backup system can timely backup the important information.
Example 2:
referring to fig. 2-4, the difference is based on embodiment 1;
a method for automatic switching over of faults, which is applied to a computer integrated system, and comprises the following steps:
s1, supplying power to a computer integrated system, so that a main power supply module of a dual-power supply system works to electrify a main CPU and a secondary CPU;
s2, the main CPU and the auxiliary CPU work, and data acquisition is carried out on information such as current and voltage of power supply, current and voltage fed back by the computer integrated system and the like;
s3, processing and analyzing the data acquired in the S2, substituting the tidied data into a calculation method for detecting the power failure, and judging whether the failure exists according to a calculation result;
s4, if the power failure detection calculation result shows that no failure exists, directly returning an instruction, and carrying out the steps of data acquisition and power failure detection calculation again, wherein the whole computer integrated system works normally; if the calculation result shows that the fault exists, judging whether the switching operation condition is met or not by the main CPU and the auxiliary CPU;
s5, if the judging result is that the switching operation condition is not met, returning a control instruction, continuing to acquire data and detect and calculate power failures, and simultaneously, not switching the power supply module, and continuing to use the main power supply module for power supply;
and S6, if the judging result is that the switching operation condition is met, the main CPU and the auxiliary CPU send out a switching command, the power supply of the main power supply module is converted into the power supply of the auxiliary power supply module, and meanwhile, the data acquisition and the power failure detection calculation work are continuously carried out.
S2, powering up the main CPU, wherein the step comprises the following steps of:
a1, after the main CPU is electrified, firstly initializing an internal register, and then automatically performing self-checking by the main CPU;
a2, after the self-checking is finished, carrying out alarming or resetting treatment according to the self-checking result;
a3, after initialization and self-checking are completed, executing a related interrupt service routine, determining the working mode of the computer integrated system, then carrying out switching value input detection, and then carrying out calculation of voltage, current and power;
a4, judging whether the power supply module fails according to the calculation result, if so, immediately performing fault processing, and if not, processing the communication task and performing data communication processing by the slave CPU;
and A5, returning to the self-checking step after the fault processing or the communication task processing is finished, and continuing to work by the main CPU.
The power-on work of the slave CPU mentioned in S2 comprises the following steps:
b1, after the CPU is electrified, firstly initializing an internal register, and then performing self-checking work;
b2, automatically detecting whether the functions of the key, the panel button input module, the signal display lamp module and the liquid crystal display module of the slave CPU can work normally or not;
b3, exchanging data between the master CPU and the slave CPU when the self-checking is finished and no fault is displayed; and B4, resetting the signal lamp according to the data obtained from the main CPU, and displaying the working state of the dual-power supply system according to the actual working condition of the power supply.
The invention provides a fault automatic switching method based on computer power faults, which aims at a computer integrated system and provides a double-power supply, and simultaneously, in a double-power supply system, a main CPU and a secondary CPU are arranged to control the CPUs, wherein a main program of the main CPU is firstly electrified and self-checked, and is reset in a delayed mode to be initialized after the power supply is stable, and the method comprises the steps of initializing an internal register of the CPU; initializing a memory, initializing an ADC, initializing a timer, initializing communication, etc. After the initialization is finished, executing a related interrupt service routine, after determining the working mode of the system, carrying out switching value input detection, voltage current power calculation, judging whether a power supply fails, locking conversion, executing conversion and carrying out data communication processing with a slave CPU, and carrying out power-on initialization on the slave CPU software as well, mainly completing the functions of keyboard input, man-machine interface display, communication of a master CPU and the like.
Example 3:
the difference is based on the embodiment 1 or 2;
s3, a computer power failure detection algorithm is mentioned, and the specific contents are as follows:
let the grid phase voltage:
the differentiation is as follows:
the sampling point number N is set in one power frequency period, the time interval between two adjacent sampling points is t, and the voltage of the kth sampling point is as follows:
the k-1 th sampling point voltage is:
differential is replaced by differential:
when the sampling interval t is relatively small:
let k=ωt k ，k＝1，2，3,4...
Where ωi (k), ψi (k) is the error.
p i (k)＝(v i (k)-v i (k-N))-(v i (k-N)-v i (k-2N))
＝w i (k)-2w i (k-N)+w i (k-2N)
Q i (k)＝(v′ i (k)-v′ i (k-N))-(v′ i (k-N)-v′ i (k-2N))
＝ψ i (k)-2ψ i (k-N)+ψ i (k-2N)
Visible in the lightThe voltage is very small at normal times. Assuming that the fundamental voltage drops between (k-1) to (k) th sampling points, the harmonic component assumes inconvenience, and the drop amplitude is a, sampling points after k:
since the fault detection time is much smaller than one power frequency period, the sampling point of the period before the current sampling point can be considered to be fault-free.
Wherein the method comprises the steps of
Due to (aV 1 ) 2 ＞＞Q i (k) Therefore:
J i (k)≈aV 1
it can be considered a fault when a preset threshold is exceeded.
The power supply fault detection algorithm provided by the invention is an algorithm for detecting voltage abrupt change, the abrupt change is compared with a threshold value preset by a system, if the abrupt change exceeds the threshold value, conversion is executed, otherwise, conversion is not executed; the algorithm has small calculated amount, strong anti-interference capability and high reaction speed, and can detect faults only by two sampling periods at most; at any electrical angle, the algorithm adopted in the method can react in a very short time, so that the real-time monitoring of the power supply and the switching of the power supply can be realized in the shortest time when the power supply fails can be realized rapidly and effectively, the normal work of a computer is ensured, and the normal work of the work and the life of a user is not influenced.
The foregoing is only a preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art, who is within the scope of the present invention, should make equivalent substitutions or modifications according to the technical scheme of the present invention and the inventive concept thereof, and should be covered by the scope of the present invention.
Claims (6)
1. A method of automatic switching over between faults, comprising the steps of:
s1, supplying power to a computer integrated system, so that a main power supply module of a dual-power supply system works to electrify a main CPU and a secondary CPU;
s2, the main CPU and the auxiliary CPU work, and data acquisition is carried out on current and voltage of power supply and current and voltage information fed back by the computer integrated system;
s3, processing and analyzing the data acquired in the S2, substituting the tidied data into a calculation method for detecting the power failure, and judging whether the failure exists according to a calculation result;
the power failure detection algorithm comprises the following specific contents:
let the grid phase voltage:
the differentiation is as follows:
the sampling point number N is set in one power frequency period, the time interval between two adjacent sampling points is t, and the voltage of the kth sampling point is as follows:
the k-1 th sampling point voltage is:
differential is replaced by differential:
when the sampling interval t is relatively small:
order thek=ωt k ，k=1，2，3，4...
Wherein the method comprises the steps ofω i （k）,ψ i （k）Is an error;
visible in the lightThe voltage is very small when normal; assuming that the fundamental voltage drops between (k-1) to (k) th sampling points, the harmonic component assumes inconvenience, and the drop amplitude is a, sampling points after k:
because the fault detection time is far less than one power frequency period, the sampling point of the period before the current sampling point can be considered to be fault-free;
wherein the method comprises the steps of
Due toTherefore:
it can be considered a fault when a preset threshold is exceeded;
s4, if the power failure detection calculation result shows that no failure exists, directly returning an instruction, and carrying out the steps of data acquisition and power failure detection calculation again, wherein the whole computer integrated system works normally; if the calculation result shows that the fault exists, judging whether the switching operation condition is met or not by the main CPU and the auxiliary CPU;
s5, if the judging result is that the switching operation condition is not met, returning a control instruction, continuing to acquire data and detect and calculate power failures, and simultaneously, not switching the power supply module, and continuing to use the main power supply module for power supply;
and S6, if the judging result is that the switching operation condition is met, the main CPU and the auxiliary CPU send out a switching command, the power supply of the main power supply module is converted into the power supply of the auxiliary power supply module, and meanwhile, the data acquisition and the power failure detection calculation work are continuously carried out.
2. The method for automatically switching between faults according to claim 1, wherein: the main CPU mentioned in the S2 is powered on and works, and comprises the following steps:
a1, after the main CPU is electrified, firstly initializing an internal register, and then automatically performing self-checking by the main CPU;
a2, after the self-checking is finished, carrying out alarming or resetting treatment according to the self-checking result;
a3, after initialization and self-checking are completed, executing a related interrupt service routine, determining the working mode of the computer integrated system, then carrying out switching value input detection, and then carrying out calculation of voltage, current and power;
a4, judging whether the power supply module fails according to the calculation result, if so, immediately performing fault processing, and if not, processing the communication task and performing data communication processing by the slave CPU;
and A5, returning to the self-checking step after the fault processing or the communication task processing is finished, and continuing to work by the main CPU.
3. The method for automatically switching between faults according to claim 1, wherein: the power-on work of the slave CPU mentioned in the step S2 comprises the following steps:
b1, after the CPU is electrified, firstly initializing an internal register, and then performing self-checking work;
b2, automatically detecting whether the functions of the key, the panel button input module, the signal display lamp module and the liquid crystal display module of the slave CPU can work normally or not;
b3, exchanging data between the master CPU and the slave CPU when the self-checking is finished and no fault is displayed;
and B4, resetting the signal lamp according to the data obtained from the main CPU, and displaying the working state of the dual-power supply system according to the actual working condition of the power supply.
4. A computer integrated system for use in the fail-over method of any of claims 1-3, comprising a dual power supply system, characterized in that: the dual-power supply system is linked with the cache system, the cache system is linked with a control module and a backup module, the control module and the backup module are also linked with each other, the control module comprises a basic operation module, an information processing module and a storage module, the backup module comprises cache data backup and long-term data backup, the control module and the backup module are both linked with a monitoring module, and the monitoring module is also linked with the dual-power supply system.
5. A computer integrated system as claimed in claim 4, wherein: the dual-power supply system comprises a main CPU and a secondary CPU, wherein the main CPU and the secondary CPU respectively comprise a main CPU control module and a secondary CPU control module, the main CPU and the secondary CPU are mutually linked, the main CPU is also linked with a power module, a state module, a voltage and current detection module, a driving module and a communication module, and the secondary CPU is linked with a key, a panel button input module, a signal display lamp module and a liquid crystal display module.
6. A computer integrated system as claimed in claim 5, wherein: the driving module comprises photoelectric isolation and a relay, wherein the photoelectric isolation is linked on the main CPU, and the relay is linked on the photoelectric isolation; the communication module comprises a CAN communication interface and an upper computer, wherein the CAN communication interface is in bidirectional link with the main CPU, and the upper computer is in bidirectional link with the CAN communication interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911103954.4A CN110825206B (en) | 2019-11-13 | 2019-11-13 | Computer integrated system and fault automatic switching method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911103954.4A CN110825206B (en) | 2019-11-13 | 2019-11-13 | Computer integrated system and fault automatic switching method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110825206A CN110825206A (en) | 2020-02-21 |
| CN110825206B true CN110825206B (en) | 2024-03-19 |
Family
ID=69554487
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911103954.4A Active CN110825206B (en) | 2019-11-13 | 2019-11-13 | Computer integrated system and fault automatic switching method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110825206B (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994016377A1 (en) * | 1993-01-12 | 1994-07-21 | Miung Seock Heo | Automatic backup and restoring device and method of computer system |
| CN101770211A (en) * | 2008-12-31 | 2010-07-07 | 中国航空工业第一集团公司第六三一研究所 | Vehicle integrated data processing method capable of realizing real-time failure switching |
| CN102355048A (en) * | 2011-09-19 | 2012-02-15 | 河北工业大学 | Intelligent dual-power automatic transfer switch and running method |
| CN102541697A (en) * | 2010-12-31 | 2012-07-04 | 中国航空工业集团公司第六三一研究所 | Switching method for processing fault of dual-redundancy computer |
| CN102968110A (en) * | 2012-12-05 | 2013-03-13 | 施耐德万高（天津）电气设备有限公司 | Multi-power-supply automatic transfer switch (ATS) signal processing system based on multiple processors and control method for multi-power-supply ATS signal processing system |
| CN203870225U (en) * | 2014-03-20 | 2014-10-08 | 中国空间技术研究院 | Monitoring module for power supply fault automatic diagnosis and automatic switching |
| CN105353261A (en) * | 2015-10-26 | 2016-02-24 | 常熟开关制造有限公司(原常熟开关厂） | Open-phase fault detection method and device, and automatic change-over switch |
| CN106410951A (en) * | 2016-10-12 | 2017-02-15 | 常熟开关制造有限公司(原常熟开关厂） | Conversion control method of double power supply automatic conversion device |
| CN106712269A (en) * | 2015-07-23 | 2017-05-24 | 南京理工大学常熟研究院有限公司 | Intelligent digital dual-power-supply switching device and fault self-checking method thereof |
| CN108493909A (en) * | 2018-04-13 | 2018-09-04 | 国网福建省电力有限公司 | The detection method of Distribution Network Failure based on Voltage Drop |
| CN108565962A (en) * | 2018-06-15 | 2018-09-21 | 福州智程信息科技有限公司 | A kind of controller that intelligent power supply failure automatically switches |
| CN108762464A (en) * | 2018-05-11 | 2018-11-06 | 郑州云海信息技术有限公司 | A kind of control system and method monitoring standby electricity based on CPLD |
-
2019
- 2019-11-13 CN CN201911103954.4A patent/CN110825206B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994016377A1 (en) * | 1993-01-12 | 1994-07-21 | Miung Seock Heo | Automatic backup and restoring device and method of computer system |
| CN101770211A (en) * | 2008-12-31 | 2010-07-07 | 中国航空工业第一集团公司第六三一研究所 | Vehicle integrated data processing method capable of realizing real-time failure switching |
| CN102541697A (en) * | 2010-12-31 | 2012-07-04 | 中国航空工业集团公司第六三一研究所 | Switching method for processing fault of dual-redundancy computer |
| CN102355048A (en) * | 2011-09-19 | 2012-02-15 | 河北工业大学 | Intelligent dual-power automatic transfer switch and running method |
| CN102968110A (en) * | 2012-12-05 | 2013-03-13 | 施耐德万高（天津）电气设备有限公司 | Multi-power-supply automatic transfer switch (ATS) signal processing system based on multiple processors and control method for multi-power-supply ATS signal processing system |
| CN203870225U (en) * | 2014-03-20 | 2014-10-08 | 中国空间技术研究院 | Monitoring module for power supply fault automatic diagnosis and automatic switching |
| CN106712269A (en) * | 2015-07-23 | 2017-05-24 | 南京理工大学常熟研究院有限公司 | Intelligent digital dual-power-supply switching device and fault self-checking method thereof |
| CN105353261A (en) * | 2015-10-26 | 2016-02-24 | 常熟开关制造有限公司(原常熟开关厂） | Open-phase fault detection method and device, and automatic change-over switch |
| CN106410951A (en) * | 2016-10-12 | 2017-02-15 | 常熟开关制造有限公司(原常熟开关厂） | Conversion control method of double power supply automatic conversion device |
| CN108493909A (en) * | 2018-04-13 | 2018-09-04 | 国网福建省电力有限公司 | The detection method of Distribution Network Failure based on Voltage Drop |
| CN108762464A (en) * | 2018-05-11 | 2018-11-06 | 郑州云海信息技术有限公司 | A kind of control system and method monitoring standby electricity based on CPLD |
| CN108565962A (en) * | 2018-06-15 | 2018-09-21 | 福州智程信息科技有限公司 | A kind of controller that intelligent power supply failure automatically switches |
Non-Patent Citations (2)
| Title |
|---|
| 分布式计算机系统智能化供电的研究;李鹏 等;电源技术;第39卷(第01期);125-126 * |
| 李鹏 等.分布式计算机系统智能化供电的研究.电源技术.2015,第39卷(第01期),125-126. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110825206A (en) | 2020-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105843694B (en) | The controlled restoration methods and device of error message between independently operable processor | |
| US9471121B2 (en) | Microprocessor based power management system architecture | |
| EP0676685B1 (en) | Method and system of power management for a data processing system | |
| CN103765409A (en) | Power efficient processor architecture | |
| WO2018137355A1 (en) | System having black start function, and black start method therefor | |
| CN101902069A (en) | Cold backup double-machine switching circuit | |
| CN102590588A (en) | Instantaneous power-down monitoring device and power-down processing method for DC power supply | |
| TWI232371B (en) | An uninterruptible power supply (UPS) supporting system and method | |
| CN104698941A (en) | FPGA-based (field programmable gate array-based) embedded dual-core relay protecting system | |
| CN105743068B (en) | A kind of reacance generator protects system | |
| CN112448464A (en) | Uninterruptible power supply system bypass switch control | |
| CN104184884A (en) | Device and method for managing and controlling power consumption of mobile terminal and mobile terminal | |
| CN1584847B (en) | Operational state preservation in the absence of AC power | |
| CN111984108A (en) | Control method, circuit and system for reducing standby power consumption of computer mainboard | |
| CN100410911C (en) | Interrupt controller, interrupt signal pretreating circuit and its interrupt control method | |
| CN106598720B (en) | Ship power station management system | |
| JP5139579B2 (en) | Network concentrator and control method therefor | |
| CN110825206B (en) | Computer integrated system and fault automatic switching method | |
| CN107290954A (en) | A kind of dual hot redundancy method of control computer | |
| CN106292987A (en) | A kind of processor power-off sequential control system and method | |
| CN106528320A (en) | Computer system | |
| CN102968110B (en) | Multi-power-supply automatic transfer switch (ATS) signal processing system based on multiple processors and control method for multi-power-supply ATS signal processing system | |
| CN103390898B (en) | Dynamic reactive power compensation controller based on instant sequence component power | |
| CN101303655B (en) | Device and method for managing basic input/output system | |
| CN102023887B (en) | Power supply management method of computer system and computer system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |