CN109739565B - Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium - Google Patents

Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium Download PDF

Info

Publication number
CN109739565B
CN109739565B CN201910011885.8A CN201910011885A CN109739565B CN 109739565 B CN109739565 B CN 109739565B CN 201910011885 A CN201910011885 A CN 201910011885A CN 109739565 B CN109739565 B CN 109739565B
Authority
CN
China
Prior art keywords
bootloader
header information
unit
register
bootrom
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910011885.8A
Other languages
Chinese (zh)
Other versions
CN109739565A (en
Inventor
杨志佳
冯元元
冷志源
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Union Memory Information System Co Ltd
Original Assignee
Shenzhen Union Memory Information System Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Union Memory Information System Co Ltd filed Critical Shenzhen Union Memory Information System Co Ltd
Priority to CN201910011885.8A priority Critical patent/CN109739565B/en
Publication of CN109739565A publication Critical patent/CN109739565A/en
Application granted granted Critical
Publication of CN109739565B publication Critical patent/CN109739565B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Storage Device Security (AREA)
  • Stored Programmes (AREA)

Abstract

The invention discloses a method, a device, computer equipment and a storage medium for ensuring Bootrom normal operation, wherein the method comprises the following steps: reading the loading project header information and loading project files; checking the loading engineering head information; configuring a register in the verified loading engineering header information; and running a loading project. The method ensures the Bootrom to normally operate, and avoids the condition that some registers are not configured or the registers are configured wrongly.

Description

Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium
Technical Field
The invention relates to a Bootrom in a solid state disk, in particular to a method, a device, computer equipment and a storage medium for ensuring the normal operation of the Bootrom.
Background
Bootrom is a section of code which is solidified in the controller chip and is used for normal starting work of the chip. Since the bootrom is solidified in the chip, the chip cannot be changed after the chip is produced. If some registers are not configured in the Bootrom code or some registers are configured wrongly, the whole Bootrom is likely to fail to operate normally, and the controller chip is completely unable to work. The chip is produced in one time, and the cost is higher. Once Bootrom can not normally operate, the loss caused by Bootrom is immeasurable.
The current operation flow of the Bootrom is as shown in fig. 1, the chip is powered on, the Bootrom operates, the Bootrom first reads Bootloader header information and Bootloader files from the Norflash, checks some Bootloader header information, passes the check, and then operates the Bootloader. In the whole process, no remedial measure for the error register exists, and Bootrom cannot normally run once register measures occur.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provides a method, a device, computer equipment and a storage medium for ensuring the normal operation of a Bootrom.
In order to achieve the purpose, the invention adopts the following technical scheme: a method of ensuring the normal operation of a Bootrom, the method comprising the steps of:
reading the loading project header information and loading project files;
checking the loading engineering head information;
configuring a register in the verified loading engineering header information;
and running a loading project.
The further technical scheme is as follows: after the step of verifying the loading engineering head information, the method further comprises the following steps:
judging whether the verification is successful;
if yes, entering the configuration of the register in the verified loading engineering header information;
if not, judging that the loading engineering head information is error data.
The further technical scheme is as follows: the step of configuring the register in the verified loading engineering header information specifically includes the following steps:
analyzing and loading the engineering header information;
extracting a register address and a register value in the analysis data;
and configuring the register according to the register address and the register value.
The further technical scheme is as follows: after the step of configuring the register in the verified loading engineering header information, the method further comprises the following steps:
acquiring delay time set in loading engineering header information;
judging whether the current configuration waiting time exceeds the set delay time or not;
if yes, the step of judging whether the configuration of all registers in the loading project header information is finished is carried out;
judging whether all registers in the loading engineering header information are configured completely;
if yes, entering the step of running the loading project;
if not, returning to the step of judging whether the current configuration waiting time exceeds the set delay time.
A device for ensuring normal operation of Bootrom comprises a reading unit, a checking unit, a configuration unit and an operation unit;
the reading unit is used for reading the loading project header information and the loading project file;
the verification unit is used for verifying the loading engineering head information;
the configuration unit is used for configuring the register in the verified loading engineering head information;
and the operation unit is used for operating the loading project.
The further technical scheme is as follows: the device also comprises a first judging unit and a judging unit;
the first judging unit is used for judging whether the verification is successful;
and the judging unit is used for judging that the loading engineering head information is error data.
The further technical scheme is as follows: the configuration unit comprises an analysis module, an extraction module and a configuration module;
the analysis module is used for analyzing and loading the engineering header information;
the extraction module is used for extracting register addresses and register values in the analysis data;
and the configuration module is used for configuring the register according to the register address and the register value.
The further technical scheme is as follows: the device also comprises an acquisition unit, a second judgment unit and a third judgment unit;
the acquisition unit is used for acquiring the delay time set in the loading engineering header information;
the second judging unit is used for judging whether the current configuration waiting time exceeds the set delay time or not;
and the third judging unit is used for judging whether the configuration of all registers in the loading engineering header information is finished.
A computer device comprising a memory, a processor and a computer program stored on the memory and executable on the processor, the processor implementing the steps of a method of ensuring the normal operation of a Bootrom when executing the computer program.
A storage medium storing a computer program comprising program instructions which, when executed by a processor, cause the processor to perform the steps of a method of ensuring the normal operation of a Bootrom as described above.
Compared with the prior art, the invention has the beneficial effects that: the method for ensuring Bootrom normal operation of the invention checks the loading project header information by reading the loading project header information and loading project files to prevent illegal code operation, and configures the register according to the register information contained in the loading project header information and delays for a period of time. And running the loading project until all the register information contained in the loading project header information is configured. The Bootrom is ensured to normally operate, and the condition that some registers are not configured or the registers are configured wrongly is avoided.
The foregoing description is only an overview of the technical solutions of the present invention, and in order to make the technical means of the present invention more clearly understood, the present invention may be implemented according to the content of the description, and in order to make the above and other objects, features, and advantages of the present invention more apparent, the following detailed description will be given of preferred embodiments.
Drawings
FIG. 1 is a prior art operational architecture diagram;
FIG. 2 is a diagram of an operational architecture of an embodiment of the present invention;
FIG. 3 is a flowchart of an embodiment of a method for ensuring Bootrom normal operation according to the present invention;
FIG. 4 is a flowchart illustrating register configuration in an embodiment of a method for ensuring Bootrom normal operation according to the present invention;
FIG. 5 is a block diagram of an embodiment of a Bootrom operation assurance device of the present invention;
FIG. 6 is a diagram of a configuration unit in an embodiment of a device for ensuring normal operation of Bootrom according to the present invention;
FIG. 7 is a schematic block diagram of one embodiment of a computer device of the present invention.
Detailed Description
In order to more fully understand the technical content of the present invention, the technical solution of the present invention will be further described and illustrated with reference to the following specific embodiments, but not limited thereto.
It is to be understood that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity/action/object from another entity/action/object without necessarily requiring or implying any actual such relationship or order between such entities/actions/objects.
It should be further understood that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or system that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or system. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or system that comprises the element.
As shown in fig. 2-4, the present invention provides a method for ensuring the normal operation of a Bootrom, which comprises the following steps:
s10, reading the loading project header information and loading project files;
s20, checking the loading project header information;
s30, judging whether the verification is successful;
if yes, go to step S50; if not, S40, the loading project head information is judged to be error data.
S50, configuring a register in the verified loading engineering header information;
s60, acquiring the delay time set in the loading project header information;
s70, judging whether the current configuration waiting time exceeds the set delay time;
if yes, go to step S80; if not, repeating the step S70;
s80, judging whether the configuration of all registers in the loading project header information is finished;
if yes, go to step S90; if not, the process returns to step S70.
And S90, running a loading project.
Specifically, bootloader header information includes configuration information of a register, BootRom (code embedded inside a microcontroller and used for normal operation of a chip) reads bootloader header information and a bootloader file from NorFlash (nonvolatile memory chip), BootRom performs necessary verification on the bootloader header information, after the verification is successful, the register is configured according to the register configuration information in the bootloader header information, after the register is configured, a period of time is delayed according to delay time information, the configured register is waited to function, then, a loading project is operated, and then, the operation of the whole BootRom is completed.
If Bootrom cannot work normally, the scheme can remedy the Bootrom program to a certain extent. For example, some clocks in the Bootrom are not enabled, and the clock enable bit can be opened by the method to ensure that the chip works normally again. The method effectively ensures the normal work of the bootrom and avoids the conditions that some registers are not configured or the registers are configured wrongly.
In addition, the set delay time is the configuration time provided for the configuration register, and the delay time can be set according to the situation so as to ensure that the register in the loading project header information can be completely configured.
Further, step S50 specifically includes the following steps:
s501, analyzing and loading the project header information;
s502, extracting a register address and a register value in the analysis data;
s503, configuring the register according to the register address and the register value.
Specifically, since the configuration information is located in the bootloader header information, the bootloader header information needs to be analyzed first, and the analyzed register address and register value are the configuration information of the register.
It should be understood that, the sequence numbers of the steps in the foregoing embodiments do not imply an execution sequence, and the execution sequence of each process should be determined by its function and inherent logic, and should not constitute any limitation to the implementation process of the embodiments of the present invention.
The invention provides a device for ensuring the normal operation of the Bootrom, which corresponds to the method for ensuring the normal operation of the Bootrom in the embodiment. As shown in fig. 2, 5 and 6, the device comprises a reading unit 1, a checking unit 2, a configuration unit 3, an operation unit 4, a first judgment unit 5, a judgment unit 6, an acquisition unit 7, a second judgment unit 8 and a third judgment unit 9;
the reading unit 1 is used for reading the loading project header information and the loading project file;
the checking unit 2 is used for checking the loading engineering head information;
the configuration unit 3 is used for configuring the register in the verified loading engineering header information;
the operation unit 4 is used for operating a loading project;
a first judgment unit 5, configured to judge whether the verification is successful;
and the judging unit 6 is used for judging that the loading engineering header information is error data.
The obtaining unit 7 is used for obtaining the delay time set in the loading engineering header information;
a second judging unit 8, configured to judge whether the current configuration waiting time exceeds a set delay time;
and a third judging unit 9, configured to judge whether configuration of all registers in the loading engineering header information is completed.
Specifically, bootloader header information includes configuration information of a register, BootRom (code embedded inside a microcontroller and used for normal operation of a chip) reads bootloader header information and a bootloader file from NorFlash (nonvolatile memory chip), BootRom performs necessary verification on the bootloader header information, after the verification is successful, the register is configured according to the register configuration information in the bootloader header information, after the register is configured, a period of time is delayed according to delay time information, the configured register is waited to function, then, a loading project is operated, and then, the operation of the whole BootRom is completed.
If Bootrom cannot work normally, the scheme can remedy the Bootrom program to a certain extent. For example, some clocks in the Bootrom are not enabled, and the clock enable bit can be opened by the method to ensure that the chip works normally again. The method effectively ensures the normal work of the bootrom and avoids the conditions that some registers are not configured or the registers are configured wrongly.
In addition, the set delay time is the configuration time provided for the configuration register, and the delay time can be set according to the situation so as to ensure that the register in the loading project header information can be completely configured.
Further, the configuration unit 3 includes an analysis module 31, an extraction module 32, and a configuration module 33;
the analysis module 31 is used for analyzing the loading project header information;
an extraction module 32, configured to extract a register address and a register value in the analysis data;
and the configuration module 33 is configured to configure the register according to the register address and the register value.
Specifically, since the configuration information is located in the bootloader header information, the bootloader header information needs to be analyzed first, and the analyzed register address and register value are the configuration information of the register.
As shown in fig. 7, a schematic block diagram of a computer device provided in an embodiment of the present application is shown. The computer device 700 may be a terminal or a server. The computer device 700 includes a processor 720, memory, and a network interface 750, which are connected by a system bus 710, where the memory may include non-volatile storage media 730 and internal memory 740.
The non-volatile storage medium 730 may store an operating system 731 and computer programs 732. The computer programs 732, when executed, may cause the processor 720 to perform any of a number of methods for ensuring that the Bootrom is operating properly.
The processor 720 is used to provide computing and control capabilities, supporting the operation of the overall computer device 700.
The internal memory 740 provides an environment for the operation of the computer program 732 in the non-volatile storage medium 730, and when the computer program 732 is executed by the processor 720, the processor 720 may be caused to perform any method for ensuring the normal operation of the Bootrom.
The network interface 750 is used for network communication such as sending assigned tasks and the like. Those skilled in the art will appreciate that the architecture shown in fig. 7 is merely a block diagram of some of the structures associated with the disclosed aspects and is not intended to limit the computing device 700 to which the disclosed aspects apply, as a particular computing device 700 may include more or less components than those shown, or may combine certain components, or have a different arrangement of components. Wherein the processor 720 is configured to execute the program code stored in the memory to perform the following steps:
reading the loading project header information and loading project files;
checking the loading engineering head information;
configuring a register in the verified loading engineering header information;
and running a loading project.
Further, after the step of verifying the loaded engineering header information, the method further comprises the following steps:
judging whether the verification is successful;
if yes, entering the configuration of the register in the verified loading engineering header information;
if not, judging that the loading engineering head information is error data.
Further, the step of configuring the register in the verified loading engineering header information specifically includes the following steps:
analyzing and loading the engineering header information;
extracting a register address and a register value in the analysis data;
and configuring the register according to the register address and the register value.
Further, after the step of configuring the register in the verified loading engineering header information, the method further includes the following steps:
acquiring delay time set in loading engineering header information;
judging whether the current configuration waiting time exceeds the set delay time or not;
if yes, the step of judging whether the configuration of all registers in the loading project header information is finished is carried out;
judging whether all registers in the loading engineering header information are configured completely;
if yes, entering the step of running the loading project;
if not, returning to the step of judging whether the current configuration waiting time exceeds the set delay time.
It should be understood that, in the embodiment of the present Application, the Processor 720 may be a Central Processing Unit (CPU), and the Processor 720 may also be other general-purpose processors, Digital Signal Processors (DSPs), Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs) or other Programmable logic devices, discrete Gate or transistor logic devices, discrete hardware components, and the like. Wherein a general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
Those skilled in the art will appreciate that the configuration of computer device 700 depicted in FIG. 7 is not intended to be limiting of computer device 700 and may include more or less components than those shown, or some components in combination, or a different arrangement of components.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solutions of the embodiments of the present invention may be implemented in the form of a software product, which is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, a network device, or the like) or a processor (processor) to execute all or part of the steps of the methods according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
It will be apparent to those skilled in the art that, for convenience and brevity of description, only the above-mentioned division of the functional units and modules is illustrated, and in practical applications, the above-mentioned function distribution may be performed by different functional units and modules according to needs, that is, the internal structure of the apparatus is divided into different functional units or modules to perform all or part of the above-mentioned functions. Each functional unit and module in the embodiments may be integrated in one processing unit, or each unit may exist alone physically, or two or more units are integrated in one unit, and the integrated unit may be implemented in a form of hardware, or in a form of software functional unit. In addition, specific names of the functional units and modules are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the present application. The specific working processes of the units and modules in the above-mentioned apparatus may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus and method may be implemented in other ways. For example, the above-described device embodiments are merely illustrative, and for example, the division of the modules or units is only one logical functional division, and there may be other divisions when actually implemented, for example, a plurality of units or components may be combined or may be integrated into another device, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The technical contents of the present invention are further illustrated by the examples only for the convenience of the reader, but the embodiments of the present invention are not limited thereto, and any technical extension or re-creation based on the present invention is protected by the present invention. The protection scope of the invention is subject to the claims.

Claims (8)

1. A method for ensuring the normal operation of a Bootrom, comprising the steps of:
reading bootloader header information and bootloader files;
verifying bootloader header information;
configuring a register in the bootloader header information after verification;
running a bootloader;
after the step of configuring the register in the bootloader header information after verification, the method further comprises the following steps:
acquiring the set delay time in bootloader header information;
judging whether the current configuration waiting time exceeds the set delay time or not;
if yes, entering a step of judging whether all registers in bootloader header information are configured completely;
judging whether all registers in bootloader header information are configured completely;
if yes, entering the step of running the bootloader;
if not, returning to the step of judging whether the current configuration waiting time exceeds the set delay time.
2. The method for ensuring Bootrom normal operation according to claim 1, wherein after the step of checking bootloader header information, the method further comprises the following steps:
judging whether the verification is successful;
if yes, entering the configuration of the register in the bootloader header information after the verification;
if not, the bootloader header information is judged to be error data.
3. The method for ensuring normal operation of the Bootrom according to claim 1, wherein the step of configuring the register in the bootloader header information after verification specifically comprises the following steps:
analyzing bootloader header information;
extracting a register address and a register value in the analysis data;
and configuring the register according to the register address and the register value.
4. A device for ensuring normal operation of Bootrom is characterized by comprising a reading unit, a checking unit, a configuration unit and an operation unit;
the reading unit is used for reading bootloader header information and bootloader files;
the verification unit is used for verifying bootloader head information;
the configuration unit is used for configuring the register in the bootloader header information after verification;
the operation unit is used for operating the bootloader;
the device also comprises an acquisition unit, a second judgment unit and a third judgment unit;
the acquisition unit is used for acquiring the delay time set in the bootloader header information;
the second judging unit is used for judging whether the current configuration waiting time exceeds the set delay time or not; if yes, executing the third judging unit;
and the third judging unit is used for judging whether all registers in bootloader header information are configured completely, if so, executing the operation unit, and if not, returning to execute the second judging unit.
5. The device for ensuring Bootrom normal operation according to claim 4, wherein the device further comprises a first judging unit and a judging unit;
the first judging unit is used for judging whether the verification is successful;
and the judging unit is used for judging the bootloader header information as error data.
6. The device for ensuring Bootrom normal operation according to claim 4, wherein the configuration unit comprises an analysis module, an extraction module and a configuration module;
the analysis module is used for analyzing bootloader header information;
the extraction module is used for extracting register addresses and register values in the analysis data;
and the configuration module is used for configuring the register according to the register address and the register value.
7. A computer device comprising a memory, a processor and a computer program stored on the memory and executable on the processor, the processor implementing the steps of a method for ensuring the normal operation of Bootrom as claimed in any one of claims 1 to 3 when executing the computer program.
8. A computer-readable storage medium, characterized in that the storage medium stores a computer program comprising program instructions which, when executed by a processor, cause the processor to carry out the steps of a method of ensuring the normal operation of a Bootrom according to any one of claims 1 to 3.
CN201910011885.8A 2019-01-07 2019-01-07 Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium Active CN109739565B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910011885.8A CN109739565B (en) 2019-01-07 2019-01-07 Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910011885.8A CN109739565B (en) 2019-01-07 2019-01-07 Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium

Publications (2)

Publication Number Publication Date
CN109739565A CN109739565A (en) 2019-05-10
CN109739565B true CN109739565B (en) 2022-03-29

Family

ID=66363585

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910011885.8A Active CN109739565B (en) 2019-01-07 2019-01-07 Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium

Country Status (1)

Country Link
CN (1) CN109739565B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110765721B (en) * 2019-10-15 2023-04-28 深圳忆联信息系统有限公司 SOC chip acceleration verification method and device, computer equipment and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102279763A (en) * 2011-08-30 2011-12-14 福州瑞芯微电子有限公司 Method for optimizing boot read-only memory (BOOTROM)
CN103135995A (en) * 2011-11-22 2013-06-05 中兴通讯股份有限公司 BootLoader backup management method and device
CN104981778A (en) * 2013-02-22 2015-10-14 马维尔国际贸易有限公司 Patching boot code of read-only memory
WO2017196237A1 (en) * 2016-05-13 2017-11-16 Oniteo Ab Method and system for fail-safe booting

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9594927B2 (en) * 2014-09-10 2017-03-14 Intel Corporation Providing a trusted execution environment using a processor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102279763A (en) * 2011-08-30 2011-12-14 福州瑞芯微电子有限公司 Method for optimizing boot read-only memory (BOOTROM)
CN103135995A (en) * 2011-11-22 2013-06-05 中兴通讯股份有限公司 BootLoader backup management method and device
CN104981778A (en) * 2013-02-22 2015-10-14 马维尔国际贸易有限公司 Patching boot code of read-only memory
WO2017196237A1 (en) * 2016-05-13 2017-11-16 Oniteo Ab Method and system for fail-safe booting

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
BootLoader启动过程分析;Simonyd;《https://blog.csdn.net/ydtbk/article/details/21568289》;20140320;正文第3-4页 *

Also Published As

Publication number Publication date
CN109739565A (en) 2019-05-10

Similar Documents

Publication Publication Date Title
CN110704304B (en) Application program testing method and device, storage medium and server
CN110109716B (en) Method and device for ensuring stable loading of SSD firmware, computer equipment and storage medium
CN109739565B (en) Method and device for ensuring normal operation of Bootrom, computer equipment and storage medium
CN109918221B (en) Hard disk error reporting analysis method, system, terminal and storage medium
US10318731B2 (en) Detection system and detection method
CN110287700B (en) iOS application security analysis method and device
CN109992511B (en) Device and method for obtaining code test coverage rate
CN111104246A (en) Method and device for improving verification efficiency of DRAM error detection and correction, computer equipment and storage medium
CN113918197A (en) Firmware upgrading method, system, storage medium and equipment
US11422916B2 (en) Usage amount monitoring method and monitoring unit of electronic control unit for vehicle
CN112199642A (en) Detection method for anti-debugging of android system, mobile terminal and storage medium
CN113177063B (en) Thermal reset method and related device of PCI bus equipment
CN106935266B (en) Control method, device and system for reading configuration information from memory
CN106293620B (en) The method of parameter in intel detection of platform Flash Rom
CN112086119B (en) Memory device
CN113760623A (en) Method and device for testing TCG (trusted computing group) protocol function of solid state disk and computer equipment
CN111291380A (en) Command line reinforcing method, system, terminal and storage medium
CN110543459A (en) Method, system, terminal and storage medium for acquiring file lock state under NFS
CN110865932A (en) Program internal interface testing method, system, terminal and storage medium
CN111475220A (en) Cold start method and device, electronic equipment and computer storage medium
CN110825795A (en) Method, device and equipment for accessing database and computer readable storage medium
CN112288990A (en) Method, system, medium and device for generating internet of things event based on internet of things data
CN110645131B (en) Vehicle control method, vehicle switch identification method and device
CN113408845B (en) Processing method and device of production flow, computer equipment and storage medium
US11531764B2 (en) Assessing operational stability of computer system by integrity checking of computer program

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant