CN109285851B - Pixel unit and preparation method thereof - Google Patents

Pixel unit and preparation method thereof Download PDF

Info

Publication number
CN109285851B
CN109285851B CN201810958479.8A CN201810958479A CN109285851B CN 109285851 B CN109285851 B CN 109285851B CN 201810958479 A CN201810958479 A CN 201810958479A CN 109285851 B CN109285851 B CN 109285851B
Authority
CN
China
Prior art keywords
type material
type
implanted
epitaxial layer
injecting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810958479.8A
Other languages
Chinese (zh)
Other versions
CN109285851A (en
Inventor
雷述宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ningbo Abax Sensing Electronic Technology Co Ltd
Original Assignee
Ningbo Abax Sensing Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ningbo Abax Sensing Electronic Technology Co Ltd filed Critical Ningbo Abax Sensing Electronic Technology Co Ltd
Priority to CN201810958479.8A priority Critical patent/CN109285851B/en
Publication of CN109285851A publication Critical patent/CN109285851A/en
Application granted granted Critical
Publication of CN109285851B publication Critical patent/CN109285851B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14683Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/1463Pixel isolation structures

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

The invention provides a pixel unit and a preparation method thereof, wherein the method comprises the following steps: step 1, injecting a P-type material into the edge of a P-type epitaxial layer surrounding a pixel unit to form an isolation region; step 2, forming a polysilicon gate on the upper surface of the P-type epitaxial layer, and etching the polysilicon gate to obtain a transmission gate; step 3, injecting N-type materials into the P-type epitaxial layer twice to form an N-type doped region; and 4, injecting an N-type material into the upper part of the P-type epitaxial layer to form a suspended diffusion node. The invention realizes the effect of inhibiting the body area crosstalk, reduces the area waste of pixel unit elements and pixel and logic circuit intervals, and effectively improves the filling factor.

Description

Pixel unit and preparation method thereof
Technical Field
The invention belongs to the technical field of semiconductors, and particularly relates to a pixel unit and a preparation method thereof.
Background
In recent years, the excellent characteristics of the near-infrared enhanced image sensor in the aspect of detection promote the wide application of the near-infrared enhanced image sensor, and the near-infrared enhanced image sensor is rapidly developed in the fields of medical imaging, laser radar, machine vision, intelligent transportation and the like. Especially in the field of laser radar ranging, near infrared light is often used as detection light for safety, so as to avoid damage to human eyes, and therefore, a photodiode receiving echo information is required to have good sensitivity to the near infrared light, so as to analyze the distance of a target object.
For the same kind of semiconductor material, the absorption coefficient and the incident depth are related to the wavelength of incident light, and the longer the wavelength is, the smaller the absorption coefficient is, the greater the incident depth is. For near infrared light of longer wavelength, sufficient depth is required for absorption. Therefore, the N-type doped region in the pixel unit needs to form a deeper junction depth so as to fully absorb near infrared light and improve the quantum efficiency.
In a pixel unit, a P-type substrate and a P-type epitaxial layer arranged on the P-type substrate are generally included, the thickness of the P-type epitaxial layer is generally about 10 μm, the depth of a depletion region formed in an N-type doped region of a photodiode is limited, and the absorption of near infrared light is difficult. To improve the absorption effect, the thickness of the epitaxial layer needs to be significantly increased to more than 20 μm to form a deeper PN junction. The increase of the junction depth causes the body area of the N-type doped region to be enlarged, the photo-generated carriers to be increased, and crosstalk among pixel units and between the pixel units and the logic circuit region is easily generated, so that the photo-generated carriers leak to an adjacent region during the charge integration period.
In order to avoid crosstalk between pixel units, a deep trench is usually etched between adjacent pixel units and then the isolation is formed by filling an insulating medium, and as the depth of the N-type doped region increases, the depth of the deep isolation trench also increases. However, the etching technology of the deep isolation trench with a high aspect ratio is an urgent problem to be solved in the current semiconductor integration, a steep sidewall is difficult to obtain in the deep etching process, the width of the trench is increased in order to achieve the required depth, especially the width of the trench opening is large, great waste is caused to the chip area, and the filling factor is reduced; in addition, the isolation mode needs to add etching and insulating medium filling processes in the process, the etching requirement of the deep groove on equipment is extremely high, common etching equipment cannot meet the requirement, special etching equipment is often required to be equipped, the process is complex, and the cost investment is increased.
Disclosure of Invention
Aiming at the defects in the prior art, the invention aims to provide a pixel unit and a preparation method thereof, and solves the problems of large groove width, complex process and high cost in the prior art.
In order to solve the technical problems, the invention adopts the following technical scheme:
a preparation method of a pixel unit comprises the following steps:
step 1, injecting a P-type material into the edge of a P-type epitaxial layer surrounding a pixel unit to form an isolation region;
step 2, forming a polysilicon gate on the upper surface of the P-type epitaxial layer, and etching the polysilicon gate to obtain a transmission gate;
step 3, injecting N-type materials into the P-type epitaxial layer twice to form an N-type doped region;
and 4, injecting an N-type material into the upper part of the P-type epitaxial layer to form a suspended diffusion node.
Further, the P-type material is a group III element ion or a compound of a group III element ion.
Further, in step 1, an isolation region is formed by implanting P-type material into the P-type epitaxial layer around the edge of the pixel cell, and the implantation at least includes two times of different energies.
Further, injecting P-type material into the P-type epitaxial layer surrounding the edge of the pixel unit four times in the step 1 to form an isolation region;
when the P-type material is implanted for four times, the energy of the P-type material implanted every time is sequentially increased, the dose of the P-type material implanted every time is the same, and the inclination of the P-type material implanted every time is the same.
Further, the step 1 of implanting P-type material into the P-type epitaxial layer around the edge of the pixel unit to form an isolation region includes:
for the first time: the energy of the implanted P-type material is 150 keV-300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and (3) for the second time: the energy of the implanted P-type material is 500 keV-700 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and thirdly: the energy of the implanted P-type material is 1000 keV-1300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2And the inclination when injecting the P-type material is 0-2 degrees.
Further, the N-type material is a group V element ion or a compound of group V element ions.
Further, when the N-type material is implanted into the P-type epitaxial layer twice in step 3, the energy of each implantation of the N-type material is sequentially increased, the dose of each implantation of the N-type material is sequentially decreased, and the inclination of each implantation of the N-type material is sequentially decreased.
Further, in the step 3, N-type material is implanted into the P-type epitaxial layer twice to form an N-type doped region, including:
for the first time: the energy of the implanted N-type material is 190 keV-250 keV, and the dose of the implanted N-type material is 1 x 1012cm-2~3.5×1013cm-2The inclination when injecting the N-type material is 3-7 degrees;
and (3) for the second time: the energy of the N-type material is 300 keV-700 keV, and the dosage of the N-type material is 1 x 1011cm-2~9×1012cm-2And the inclination when the N-type material is injected is 0-2 degrees.
The invention also provides a pixel unit, which comprises a P-type substrate and a P-type epitaxial layer arranged above the P-type substrate, and is characterized in that an N-type doped region and a P-well isolation region are arranged at the upper part of the P-type epitaxial layer, and a suspended diffusion node is arranged at the upper part of the P-well isolation region;
a transmission gate is arranged on the upper surface of the P-type epitaxial layer;
a P-type isolation region is arranged between the pixel unit and the adjacent pixel unit and/or the logic circuit region;
further, the P-well isolation region is formed by non-uniformly doping a P-type material.
Further, the depth of the P-well isolation region is not less than the depth of the photodiode.
Compared with the prior art, the invention has the beneficial technical effects that:
according to the invention, the heavily doped regions are formed between the pixel units and the logic circuit region to realize the isolation of the pixels and the adjacent region, the width of the isolation region can be well controlled by a mature mask technology, a narrower isolation region can be formed by adjusting the concentration of the doping material, the effect of inhibiting the body region crosstalk is well realized, the area waste between the pixel units and the logic circuit region is reduced, and the filling factor is effectively improved.
The isolation region is formed without etching and filling of an insulating medium, but a heavily doped region is formed by injecting a doping material to isolate crosstalk of charges, the existing ion injection equipment can be fully utilized, the method has good compatibility with the existing preparation process, the process is simplified, and the production cost is reduced.
Drawings
FIG. 1 is a schematic diagram of a pixel unit according to the present invention;
FIG. 2 is a schematic structural diagram of two adjacent pixel units according to the present invention;
the symbols in the figures are represented as: 1-a P-type substrate; 2-P type epitaxial layer; 3-pixel cell; 4-logic circuit area; 301-N type doped region; 302-a transfer gate; 303 — floating diffusion nodes; 304-an isolation region; 305-P-well isolation regions; 401 — NMOS; 402-PMOS; 403-N type doped region; 5 — adjacent pixel cell.
The details of the present invention are explained in further detail below with reference to the drawings and examples.
Detailed Description
The following embodiments of the present invention are provided, and it should be noted that the present invention is not limited to the following embodiments, and all equivalent changes based on the technical solutions of the present invention are within the protection scope of the present invention.
Example 1:
the embodiment provides a method for manufacturing a pixel unit, which includes the following steps:
step 1, injecting a P-type material into the edge of a P-type epitaxial layer surrounding a pixel unit to form an isolation region;
in this embodiment, in order to prevent the isolation region from being fabricated to affect the shape of the N-type doped region of the photodiode, the embodiment employs three times of implantation to make the concentration of the P-type material uniform from top to bottom.
Wherein the P-type material is a group III element ion or a compound of the group III element ion, such as boron ion.
The method specifically comprises the following steps:
for the first time: the energy of the implanted P-type material is 150 keV-300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and (3) for the second time: the energy of the implanted P-type material is 500 keV-700 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and thirdly: the energy of the implanted P-type material is 1000 keV-1300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2And the inclination when injecting the P-type material is 0-2 degrees.
Step 2, forming a polysilicon gate on the upper surface of the P-type epitaxial layer, and etching the polysilicon gate to obtain a transmission gate;
step 3, injecting N-type materials into the P-type epitaxial layer twice to form an N-type doped region;
the N-type material is a group V element ion or a compound of group V element ions, such as arsenic ion and phosphorus ion.
In order to meet the depth requirement required for absorbing near infrared light, for the first time: the energy of the implanted N-type material is 190 keV-250 keV, and the dose of the implanted N-type material is 1 x 1012cm-2~3.5×1013cm-2The inclination when injecting the N-type material is 3-7 degrees; and (3) for the second time: the energy of the N-type material is 300 keV-700 keV, and the dosage of the N-type material is 1 x 1011cm-2~9×1012cm-2And the inclination when the N-type material is injected is 0-2 degrees.
When the N-type material is implanted for the second time, the inclination is reduced, ions are implanted into a deep part, and a deep junction is formed, so that near infrared light is absorbed, and the quantum efficiency is improved.
And 4, injecting an N-type material into the upper part of the P-type epitaxial layer to form a suspended diffusion node. In order to form a low potential, the floating diffusion node layer can rapidly absorb photo-generated electrons when the transmission gate is conducted, and the doping concentration of the floating diffusion node layer is higher than that of the N-type doping region so as to form a lower potential region.
When the isolation zone is generated by injecting the P-type material three times in step 1, preferably:
for the first time: the energy of the P-type material is 200keV, and the dose of the P-type material is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and (3) for the second time: the energy of P-type material implantation is 600keV, and the dose of P-type material implantation is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and thirdly: the energy for implanting P-type material is 1100keV, and the dose for implanting P-type material is 8 × 1011cm-2The inclination when injecting the P-type material is 0 °.
The embodiment adopts the modulation transfer function MTF as an evaluation index, where the MTF is the ability of the image sensor to convert the contrast of an imaged object into an image at a specific resolution, and the image is sharper as the MTF is higher. The increase of the depth of the body region of the N-type doped region can cause part of photogenerated carriers to enter adjacent pixels to generate crosstalk, so that the definition of an image is reduced, and the MTF value is reduced. To effectively improve the MTF, isolation between adjacent pixels is required.
With the preferably three-shot energy parameter in this embodiment, the modulation transfer function MTF is 0.5.
Comparative example 1:
this example differs from example 1 in that: in the step 1, an isolation area is generated by injecting the P-type material for one time; the energy of the P-type material is implanted into the substrate at 100keV, and the dose of the P-type material is implanted at 8 x 1011cm-2The inclination when injecting the P-type material is 0 degree; after the above one injection of P-type material, the MTF was 0.2.
The MTF value obtained by the method is low, because a large implantation energy is needed to reach a deep implantation depth during single implantation, implanted ions are concentrated at the bottom of an isolation region, effective doping cannot be formed in the middle and the upper part, the isolation function cannot be achieved, crosstalk is easily generated between pixel units, and therefore the MTF is low.
Comparative example 2:
this example differs from example 1 in that:
when the P-type material is injected for three times in the step 1 to generate the isolation area:
for the first time: the energy of the P-type material is 100keV, and the dose of the P-type material is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and (3) for the second time: the energy of P-type material implantation is 600keV, and the dose of P-type material implantation is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and thirdly: the energy for implanting P-type material is 1100keV, and the dose for implanting P-type material is 8 × 1011cm-2The inclination when injecting the P-type material is 0 °.
At this time, the modulation transfer function MTF was 0.41.
Comparative example 3:
this example differs from example 1 in that:
when the P-type material is injected for three times in the step 1 to generate the isolation area:
for the first time: the energy of the P-type material is 200keV, and the dose of the P-type material is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and (3) for the second time: the energy of P-type material implantation is 400keV, and the dose of P-type material implantation is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and thirdly: the energy for implanting P-type material is 1100keV, and the dose for implanting P-type material is 8 × 1011cm-2The inclination when injecting the P-type material is 0 °.
At this time, the modulation transfer function MTF was 0.46.
Comparative example 4:
this example differs from example 1 in that:
when the P-type material is injected for three times in the step 1 to generate the isolation area:
for the first time: the energy of the P-type material is 200keV, and the dose of the P-type material is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and (3) for the second time: the energy of P-type material implantation is 600keV, and the dose of P-type material implantation is 8X 1011cm-2The inclination when injecting the P-type material is 0 degree;
and thirdly: the energy of the implanted P-type material is 900keV, and the dose of the implanted P-type material is 8 x 1011cm-2The inclination when injecting the P-type material is 0 °.
At this time, the modulation transfer function MTF was 0.36.
Example 2:
the embodiment provides a pixel unit, as shown in fig. 1 and 2, including a P-type substrate 1 and a P-type epitaxial layer 2 disposed above the P-type substrate 1, an N-type doped region 301 and a P-well isolation region 305 are disposed on an upper portion of the P-type epitaxial layer 2, and a floating diffusion node 303 is disposed on an upper portion of the P-well isolation region 305;
a transmission gate 302 is arranged on the upper surface of the P-type epitaxial layer 2;
a P-type isolation region 304 is arranged between the pixel unit 3 and the adjacent pixel unit 5 and/or the logic circuit region 4;
the depth of the P-type isolation region 304 is not less than the depth of the N-type doped region 301.
In this embodiment, two ends of the transfer gate 302 partially overlap the N-type doped region 301 and the floating diffusion node 303, respectively, so that when the transfer gate 302 is turned on, i.e., when a sufficient voltage is applied to the transfer gate 302, the P-type region at the lower portion of the transfer gate 302 is inverted to form a channel region, and the N-type doped region 301 is communicated with the floating diffusion node 303 to form a conductive channel, thereby transferring photo-generated electrons in the N-type doped region 301 to the floating diffusion node 303 for storage.
In the embodiment, the P-type isolation region 304 is doped with a high-concentration P-type material to form a high-potential region, so as to block the leakage of photo-generated charges to the adjacent pixel unit 5 and the logic circuit region 4, wherein the logic circuit region 4 includes an NMOS401 and a PMOS402, the PMOS402 is an N-type heavily doped region, the potential is low, the photo-generated charges are attracted during the exposure integration period, and a leakage current is generated, and the high potential of the P-type isolation region 304 effectively blocks the leakage of the photo-generated charges to the logic circuit region. The minimum width of the P-type isolation region 304 is related to the doping concentration of the P-type material, and the higher the doping concentration, the smaller the width required to achieve effective isolation.
In particular, to prevent the occurrence of the inverse triangular shape of the N-type doped region of the photodiode, the P-type isolation region 305 is formed by non-uniformly doping P-type material, preferably by implantation with a light top-bottom implantation, and the depth of the isolation region is not less than the depth of the photodiode.
As the photodiode N-type doped region 301 body region becomes larger, the low potential of the floating diffusion node 303 also becomes the center of attraction for the photo-generated electrons, causing the photo-generated electrons to leak into the floating diffusion node 303 during integration. Preferably, the present invention is provided with a P-well isolation region 305, which is formed by doping a P-type material to form a high potential region, and which encloses the region other than the upper surface of the floating diffusion node 303, thereby preventing the entry of photo-generated electrons. The boundary of the P-well isolation region 305 on the side close to the photodiode is located between the half of the transfer gate 302 and the boundary of the floating diffusion node 303. The minimum distance from the boundary of the P-well isolation region 305 close to the photodiode side to the boundary of the floating diffusion node 303 is related to the doping concentration of the P-type material of the P-well isolation region 305, and the higher the doping concentration is, the smaller the value of the minimum distance is, and meanwhile, the minimum distance is also influenced by the junction depth and concentration of the photodiode N-type doping region 301.

Claims (8)

1. A preparation method of a pixel unit for near-infrared laser detection is characterized by comprising the following steps:
step 1, injecting a P-type material into the edge of a P-type epitaxial layer (2) surrounding a pixel unit to form an isolation region (304);
step 2, forming a polysilicon gate on the upper surface of the P-type epitaxial layer (2), and etching the polysilicon gate to obtain a transmission gate (302);
step 3, injecting N-type material into the P-type epitaxial layer (2) twice to form an N-type doped region (403);
step 4, injecting N-type material into the upper part of the P-type epitaxial layer (2) to form a suspended diffusion node (303); in the step 1, P-type material is injected into the P-type epitaxial layer (2) around the edge of the pixel unit to form an isolation region (304), and at least two times of injections with different energies are included;
the energy of injecting the P-type material every time is increased in sequence, the dosage of injecting the P-type material every time is the same, and the inclination of injecting the P-type material every time is the same;
in the step 3, when the N-type material is implanted into the P-type epitaxial layer (2) twice, the energy of the N-type material implanted each time is sequentially increased, the dose of the N-type material implanted each time is sequentially decreased, and the inclination of the N-type material implanted each time is sequentially decreased.
2. The method of claim 1, wherein the P-type material is a group III element ion or a compound of a group III element ion.
3. The method for manufacturing a pixel unit for near-infrared laser detection according to claim 1, wherein in the step 1, P-type material is implanted into the P-type epitaxial layer (2) four times around the edge of the pixel unit to form an isolation region (304);
when the P-type material is implanted for four times, the energy of the P-type material implanted every time is sequentially increased, the dose of the P-type material implanted every time is the same, and the inclination of the P-type material implanted every time is the same.
4. The method for preparing a pixel unit for near-infrared laser detection according to claim 1, wherein the step 1 of implanting P-type material into the P-type epitaxial layer (2) around the edge of the pixel unit to form an isolation region (304) comprises:
for the first time: the energy of the implanted P-type material is 150 keV-300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and (3) for the second time: the energy of the implanted P-type material is 500 keV-700 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2The inclination when injecting the P-type material is 0-2 degrees;
and thirdly: the energy of the implanted P-type material is 1000 keV-1300 keV, and the dose of the implanted P-type material is 5 x 1011cm-2~1.5×1012cm-2And the inclination when injecting the P-type material is 0-2 degrees.
5. The method of claim 1, wherein the N-type material is a group V element ion or a compound of group V element ions.
6. The method for preparing a pixel unit for near-infrared laser detection according to claim 1, wherein the step 3 of implanting N-type material in the P-type epitaxial layer (2) twice to form an N-type doped region (403) comprises:
for the first time: the energy of the implanted N-type material is 190 keV-250 keV, and the dose of the implanted N-type material is 1 x 1012cm-2~3.5×1013cm-2The inclination when injecting the N-type material is 3-7 degrees;
and (3) for the second time: the energy of the N-type material is 300 keV-700 keV, and the dosage of the N-type material is 1 x 1011cm-2~9×1012cm-2And the inclination when the N-type material is injected is 0-2 degrees.
7. The pixel unit prepared by the preparation method for the pixel unit for the near-infrared laser detection according to any one of claims 1 to 6, comprising a P-type substrate (1) and a P-type epitaxial layer (2) arranged above the P-type substrate (1), wherein an N-type doped region (301) and a P-well isolation region (305) are arranged on the upper portion of the P-type epitaxial layer (2), and a suspended diffusion node (303) is arranged on the upper portion of the P-well isolation region (305);
a transmission gate (302) is arranged on the upper surface of the P-type epitaxial layer (2);
a P-type isolation region (304) is arranged between the pixel unit (3) and the adjacent pixel unit (5) and/or logic circuit region (4);
the depth of the P-type isolation region (304) is not less than that of the N-type doped region (301).
8. The pixel cell of claim 7, wherein the P-well isolation region (305) is formed by non-uniformly doping a P-type material.
CN201810958479.8A 2018-08-22 2018-08-22 Pixel unit and preparation method thereof Active CN109285851B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810958479.8A CN109285851B (en) 2018-08-22 2018-08-22 Pixel unit and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810958479.8A CN109285851B (en) 2018-08-22 2018-08-22 Pixel unit and preparation method thereof

Publications (2)

Publication Number Publication Date
CN109285851A CN109285851A (en) 2019-01-29
CN109285851B true CN109285851B (en) 2021-06-01

Family

ID=65182852

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810958479.8A Active CN109285851B (en) 2018-08-22 2018-08-22 Pixel unit and preparation method thereof

Country Status (1)

Country Link
CN (1) CN109285851B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109920811A (en) * 2019-03-26 2019-06-21 德淮半导体有限公司 Imaging sensor and forming method thereof
CN110444555B (en) * 2019-08-16 2022-04-05 武汉新芯集成电路制造有限公司 Semiconductor device and method for manufacturing the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101292355A (en) * 2005-08-26 2008-10-22 美光科技公司 Implanted isolation region for imager pixels
CN102544042A (en) * 2012-01-17 2012-07-04 中国科学院半导体研究所 Pixel unit of high-speed CMOS (complementary metal oxide semiconductor) image sensor and manufacturing method of pixel unit
CN104282763A (en) * 2014-09-15 2015-01-14 上海华虹宏力半导体制造有限公司 Radio frequency transverse double-diffusion field effect transistor and manufacturing method thereof
CN105206513A (en) * 2015-09-28 2015-12-30 安徽工业大学 Method for improving inversion layer migration rate of 4H-SiC MOSFET through nitrogen and boron

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7732844B2 (en) * 2006-11-03 2010-06-08 Taiwan Semiconductor Manufacturing Company, Ltd. Crosstalk improvement through P on N structure for image sensor
CN103390587B (en) * 2013-07-26 2017-02-22 上海华虹宏力半导体制造有限公司 Method for manufacturing CMOS (complementary metal oxide semiconductor) device
EP3103255B1 (en) * 2014-02-07 2021-07-07 Rambus Inc. Feedthrough-compensated image sensor
CN104112782B (en) * 2014-07-23 2017-02-01 中国航天科技集团公司第九研究院第七七一研究所 Anti-crosstalk reverse-U-shaped buried layer photodiode and generation method
CN107658321B (en) * 2016-07-25 2019-12-27 南京威派视半导体技术有限公司 Dual-device photosensitive detection unit based on composite dielectric grid, detector and method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101292355A (en) * 2005-08-26 2008-10-22 美光科技公司 Implanted isolation region for imager pixels
CN102544042A (en) * 2012-01-17 2012-07-04 中国科学院半导体研究所 Pixel unit of high-speed CMOS (complementary metal oxide semiconductor) image sensor and manufacturing method of pixel unit
CN104282763A (en) * 2014-09-15 2015-01-14 上海华虹宏力半导体制造有限公司 Radio frequency transverse double-diffusion field effect transistor and manufacturing method thereof
CN105206513A (en) * 2015-09-28 2015-12-30 安徽工业大学 Method for improving inversion layer migration rate of 4H-SiC MOSFET through nitrogen and boron

Also Published As

Publication number Publication date
CN109285851A (en) 2019-01-29

Similar Documents

Publication Publication Date Title
US11329185B2 (en) Avalanche diode along with vertical PN junction and method for manufacturing the same field
CN103456752B (en) Cmos image sensor and forming method thereof
US20090250734A1 (en) Pixel with asymmetric transfer gate channel doping
CN103500750B (en) The structure of a kind of cmos image sensor active pixel and manufacture method thereof
CN104377216B (en) Image sensor and fabricating method of image sensor
CN103730397A (en) Partial buried channel transfer device in image sensors
US20150263058A1 (en) Cmos image sensor with backside biased substrate
CN103227183A (en) Method for inhibiting electrical mutual interference of backside illuminated CMOS image sensor
CN104617119A (en) Ranging integrated high-speed CMOS (Complementary Metal-Oxide-Semiconductor Transistor) image sensor pixel unit and manufacturing method
CN104112782B (en) Anti-crosstalk reverse-U-shaped buried layer photodiode and generation method
CN109285851B (en) Pixel unit and preparation method thereof
CN104505394A (en) Compatible ranging CMOS (Complementary Metal Oxide Semiconductor) image sensor pixel unit and manufacturing method thereof
TW201403803A (en) Large CMOS image sensor pixel with improved performance
CN111540758B (en) Photosensitive detector based on lateral depletion of composite dielectric gate and method thereof
CN106952931B (en) A kind of manufacturing method of cmos image sensor
KR20070116565A (en) Cmos image sensor including a floating diffusion region including a plurality of impurity doped regions
CN113380912A (en) High-performance single photon pixel spad structure
CN110797368A (en) Image sensor unit and method for manufacturing the same
CN109346553B (en) Clamp type photodiode for enhancing near-infrared quantum efficiency and preparation method thereof
CN113066810B (en) Pixel device
CN109638025A (en) Cmos image sensor and preparation method thereof
CN111403426A (en) CMOS image sensor pixel structure for reducing diffusion dark current
CN114078889A (en) Global shutter CMOS image sensor and method of manufacturing the same
KR100303323B1 (en) Pinned photodiode of image sensor and method for fabricating the same
CN111446269B (en) CMOS image sensor structure and manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 315500 Room 2212, 389 Yuelindong Road, Fenghua District, Ningbo City, Zhejiang Province

Applicant after: Ningbo Feixin Electronic Technology Co., Ltd.

Address before: 710000 West Avenue, Xi'an New Industrial Park, Shaanxi Province, No. 60 Graduate Education Center No. 9

Applicant before: Xi'an flying arrow Electronic Technology Co., Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant