CN109150446B - Time index indicating method, base station, storage medium and electronic device - Google Patents

Time index indicating method, base station, storage medium and electronic device Download PDF

Info

Publication number
CN109150446B
CN109150446B CN201710458732.9A CN201710458732A CN109150446B CN 109150446 B CN109150446 B CN 109150446B CN 201710458732 A CN201710458732 A CN 201710458732A CN 109150446 B CN109150446 B CN 109150446B
Authority
CN
China
Prior art keywords
synchronization signal
signal burst
index
pbch
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710458732.9A
Other languages
Chinese (zh)
Other versions
CN109150446A (en
Inventor
周化雨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spreadtrum Communications Shanghai Co Ltd
Original Assignee
Spreadtrum Communications Shanghai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spreadtrum Communications Shanghai Co Ltd filed Critical Spreadtrum Communications Shanghai Co Ltd
Priority to CN201710458732.9A priority Critical patent/CN109150446B/en
Publication of CN109150446A publication Critical patent/CN109150446A/en
Application granted granted Critical
Publication of CN109150446B publication Critical patent/CN109150446B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/003—Arrangements for allocating sub-channels of the transmission path
    • H04L5/0053—Allocation of signaling, i.e. of overhead other than pilot signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
    • H04L1/0023—Systems modifying transmission characteristics according to link quality, e.g. power backoff characterised by the signalling
    • H04L1/0027—Scheduling of signalling, e.g. occurrence thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W72/00—Local resource management
    • H04W72/20—Control channels or signalling for resource management
    • H04W72/23—Control channels or signalling for resource management in the downlink direction of a wireless link, i.e. towards a terminal

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Quality & Reliability (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A time index indicating method, a base station, a storage medium and an electronic device are provided, the time index indicating method includes: obtaining a subcarrier interval; setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval; and setting the bit number of a synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set according to the subcarrier interval and the symbol number included in the time slot of the synchronization signal burst corresponding to the subcarrier interval. The scheme can give consideration to the detection performance and the complexity of the index information of the synchronous signal block.

Description

Time index indicating method, base station, storage medium and electronic device
Technical Field
The present invention relates to the field of wireless communications, and in particular, to a time index indication method, a base station, a storage medium, and an electronic device.
Background
In the 5G system, a Synchronization Signal Block (Synchronization Signal Block) includes a Primary Synchronization Signal (PSS), a Secondary Synchronization Signal (SSS), and a Physical Broadcast Channel (PBCH). A plurality of sync signal blocks constitute a sync signal burst (SS-burst). The synchronization signal burst can be viewed as a block of resources in a relative set that contains multiple beams. The plurality of synchronization signal bursts form a set of synchronization signal bursts (SS-burst-set). The repeated transmission of the synchronization signal block on different beams is a beam scanning process, and through the training of beam scanning, a User Equipment (UE) can sense on which beam the received signal is strongest.
The PBCH may be used to carry index (SS-block index) information of a synchronization signal block and System Frame Number (SFN) information, and the index of the synchronization signal block and the indication of the SFN may be collectively referred to as a time index indication (time index indication).
In the prior art, for the index information of the synchronization signal block, one method is to carry the index information of the synchronization signal block through PBCH load; another method is to carry index information of the synchronization Signal block through a Demodulation Reference Signal (DMRS) of the PBCH.
However, the two methods for transmitting the index information of the synchronization signal block have advantages and disadvantages in different application scenarios. When PBCH load is used for carrying the index information of the synchronization signal block, the index information of the synchronization signal block is protected through channel coding, the detection performance of the index information of the synchronization signal block is good, but the complexity is high because user equipment is required to decode PBCH. The PBCH DMRS is used to carry the index information of the synchronization signal block, which is easily affected by inter-cell interference, and the detection performance of the index information of the synchronization signal block is relatively poor but the complexity is relatively low.
Disclosure of Invention
The embodiment of the invention solves the problem of considering both the detection performance and the complexity of the index information of the synchronous signal block.
To solve the foregoing technical problem, an embodiment of the present invention provides a time index indication method, including: obtaining a subcarrier interval; setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval; and setting the bit number of a synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set according to the subcarrier interval and the symbol number included in the time slot of the synchronization signal burst corresponding to the subcarrier interval.
Optionally, the setting, according to the subcarrier interval, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval includes: the subcarrier interval is 15KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by PBCH load to be 2 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
Optionally, the setting, according to the subcarrier interval, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval includes: the subcarrier interval is 30KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by PBCH load to be 3 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
Optionally, the setting, according to the subcarrier interval, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval includes: the subcarrier interval is 120KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS is set to be 1 bit, and the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load is set to be 4 bits.
Optionally, the setting, according to the subcarrier interval, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval includes: the subcarrier interval is 240KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 2 time slots.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS is set to be 2 bits, and the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load is set to be 4 bits.
Optionally, the setting, according to the subcarrier interval, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval includes: and setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval and the symbol number included in one time slot.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in one time slot, the number of time slots of a synchronization signal burst corresponding to the subcarrier interval includes: when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 7, setting the number of time slots of synchronous signal bursts corresponding to the subcarrier interval to be 2; and when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst as 1 bit, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set as 1 bit.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in one time slot, the number of time slots of a synchronization signal burst corresponding to the subcarrier interval includes: setting the number of time slots of synchronous signal bursts corresponding to the subcarrier intervals as 2 when the subcarrier intervals are 30KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
Optionally, the setting, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set include: when the subcarrier interval is 15KHz and 30KHz, setting the bit number of a PBCH load indication synchronization signal burst index in a synchronization signal burst set; and when the subcarrier intervals are 120KHz and 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set.
Optionally, when the subcarrier interval is 15KHz and 30KHz, setting a PBCH load indication synchronization signal burst index in a synchronization signal burst set includes: when the subcarrier interval is 15KHz, setting the bit number of a synchronous signal burst index in a PBCH load indication synchronous signal burst set to be 2 bits; when the subcarrier interval is 30KHz, setting the bit number of the burst index of the synchronizing signal in the PBCH load indication synchronizing signal burst set to be 3 bits.
Optionally, when the subcarrier interval is 120KHz and 240KHz, setting the number of bits of a synchronization signal block index in a synchronization signal burst indicated by a PBCH DMRS, and setting the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load includes: when the subcarrier interval is 120KHz, setting the bit number of a synchronization signal block index in a synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by the PBCH load to be 4 bits; and when the subcarrier interval is 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst to be 2 bits, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set to be 4 bits.
Optionally, the time index indication method further includes: and when the bit number used for indicating the synchronization signal burst index in the synchronization signal burst set in the set PBCH load is less than 4, filling the bit number used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load into 4.
Optionally, any one of the following methods is adopted, and the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load is padded to 4: filling the number of bits used for indicating the burst index of the synchronization signal in the burst set of the synchronization signal in the PBCH load into 4 by adopting a repeated filling method; filling the bit number of the synchronization signal burst index in the PBCH load for indicating the synchronization signal burst set into 4 by adopting a zero filling method; and filling the bit number used for indicating the synchronous signal burst index in the synchronous signal burst set in the PBCH load into 4 by adopting a block code method.
The embodiment of the present invention further provides a computer-readable storage medium, on which computer instructions are stored, and when the computer instructions are executed, the steps of any one of the time index indication methods described above are executed.
The embodiment of the invention also provides a time index indicating method, which comprises the following steps: receiving PBCH issued by a base station; determining the subcarrier interval according to the current frequency band; and acquiring the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set from the PBCH according to the subcarrier interval.
Optionally, after obtaining the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set, the method further includes: acquiring the synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and the synchronization signal burst index information in the PBCH load indication synchronization signal burst set from the PBCH by adopting any one method of detection or decoding; and acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
The embodiment of the present invention further provides a computer-readable storage medium, on which computer instructions are stored, and when the computer instructions are executed, the steps of any one of the time index indication methods described above are executed.
An embodiment of the present invention provides a base station, including: an obtaining unit, configured to obtain a subcarrier interval; a first setting unit, configured to set, according to the subcarrier interval, a number of time slots of a synchronization signal burst corresponding to the subcarrier interval; and a second setting unit, configured to set, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of a synchronization signal block index in a synchronization signal burst indicated by the PBCH DMRS, and the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load.
Optionally, the first setting unit is configured to set a time slot of a synchronization signal burst corresponding to the subcarrier interval to 1 time slot when the subcarrier interval is 15 KHz.
Optionally, the second setting unit is configured to set, when the number of symbols included in a timeslot of a synchronization signal burst corresponding to the subcarrier interval is 7, that the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load is 2 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
Optionally, the first setting unit is configured to set a time slot of a synchronization signal burst corresponding to the subcarrier interval to 1 time slot when the subcarrier interval is 30 KHz.
Optionally, the second setting unit is configured to set, when the number of symbols included in a timeslot of a synchronization signal burst corresponding to the subcarrier interval is 7, the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load to be 3 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
Optionally, the first setting unit is configured to set a time slot of a synchronization signal burst corresponding to the subcarrier interval to 1 time slot when the subcarrier interval is 120 KHz.
Optionally, when the subcarrier interval is 120KHz and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the second setting unit is configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to 1 bit and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to 4 bits.
Optionally, the first setting unit is configured to set a time slot of a synchronization signal burst corresponding to the subcarrier interval to 2 time slots when the subcarrier interval is 240 KHz.
Optionally, when the subcarrier interval is 240KHz and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the second setting unit is configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 2 bits and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 4 bits.
Optionally, the first setting unit is configured to set a number of time slots of a synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval and a number of symbols included in one time slot.
Optionally, the first setting unit is configured to set the number of time slots of a synchronization signal burst corresponding to the subcarrier interval to 2 when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 14, setting the number of the time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
Optionally, the second setting unit is configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
Optionally, the first setting unit is configured to set the number of time slots of a synchronization signal burst corresponding to the subcarrier interval to 2 when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
Optionally, the second setting unit is configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
Optionally, the second setting unit is configured to set a bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set when the subcarrier interval is 15KHz and 30 KHz; and when the subcarrier intervals are 120KHz and 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set.
Optionally, the second setting unit is configured to set, when the subcarrier interval is 15KHz, the bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set to be 2 bits; when the subcarrier interval is 30KHz, setting the bit number of the burst index of the synchronizing signal in the PBCH load indication synchronizing signal burst set to be 3 bits.
Optionally, the second setting unit is configured to set, when the subcarrier interval is 120KHz, the bit number of a synchronization signal block index in a synchronization signal burst indicated by a PBCH DMRS to be 1 bit, and set the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load to be 4 bits; and when the subcarrier interval is 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst to be 2 bits, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set to be 4 bits.
Optionally, the base station further includes: and a filling unit, configured to fill 4 with the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load when the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the set PBCH load is less than 4.
Optionally, the padding unit is configured to pad, by using any one of the following methods, the number of bits used for indicating a synchronization signal burst index in a synchronization signal burst set in the PBCH load to be 4: filling the number of bits used for indicating the burst index of the synchronization signal in the burst set of the synchronization signal in the PBCH load into 4 by adopting a repeated filling method; filling the bit number of the synchronization signal burst index in the PBCH load for indicating the synchronization signal burst set into 4 by adopting a zero filling method; and filling the bit number used for indicating the synchronous signal burst index in the synchronous signal burst set in the PBCH load into 4 by adopting a block code method.
An embodiment of the present invention further provides a user terminal, including: a receiving unit, configured to receive a PBCH issued by a base station; a determining unit, configured to determine a subcarrier interval according to a frequency band where the current frequency band is located; and the bit number acquiring unit is used for acquiring the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set from the PBCH according to the subcarrier interval.
In a specific implementation, the ue further includes: a time index information obtaining unit, configured to obtain, from the PBCH, synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and synchronization signal burst index information in a PBCH load indicating synchronization signal burst set by using at least one of detection and decoding; and acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
The embodiment of the present invention further provides an electronic device, which includes a memory and a processor, where the memory stores computer instructions executable on the processor, and the processor executes the computer instructions to perform any of the steps of the time index indication method.
Compared with the prior art, the technical scheme of the embodiment of the invention has the following beneficial effects:
setting the number of bits of a synchronization signal block index in a synchronization signal burst indicated by the PBCH DMRS and the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by the PBCH load according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval. The index of the synchronization signal block in the synchronization signal burst is indicated through the PBCH DMRS, and the index of the synchronization signal burst in the synchronization signal burst set is indicated through the PBCH load, so that the detection performance and the complexity of the index information of the synchronization signal block can be considered.
Further, when the set number of bits for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load is less than 4, the number of bits for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load is filled to 4, so that the false alarm probability can be reduced.
Drawings
FIG. 1 is a flow chart of a method for time index indication in an embodiment of the present invention;
FIG. 2 is a flow chart of another method of time index indication in an embodiment of the present invention;
fig. 3 is a schematic structural diagram of a base station in an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a user terminal in an embodiment of the present invention.
Detailed Description
The PBCH is used to carry partial minimum system information. In the 5G System, the broadcasted System Information is divided into two types, one is Minimum System Information (MSI) and the Other is Other System Information (OSI). The MSI is transmitted to the user equipment by means of broadcast, and the OSI is generally transmitted to the user equipment by means of user request and unicast. Therefore, MSI can be transmitted within PBCH. PBCH is generally limited by the number of resources resulting in a smaller number of bits that can be carried, and in LTE systems only 24 information bits can be carried, so only part of the MSI can be transmitted in PBCH. In general, part of the MSI information will be carried in the PBCH.
The PBCH may also be used to carry index of synchronization signal block (SS-block index) information. Since the time-domain position of the possible sync signal blocks in a certain period is fixed, when the ue detects the index information of the sync signal block, the timing information in a certain period can be derived, including the number of slots where the sync signal block starts in the period and the number of symbols in the slot. For example, when the period is 10ms, the time domain position of the possible sync signal block within 10ms is fixed, and when the ue detects the index information of the sync signal block, the timing information within 10ms can be derived, including the number of slots where the sync signal block starts within 10ms and the number of symbols within the slot.
The PBCH may also be used to carry System Frame Number (SFN) information. The system frame number is 1024 values, and each system frame is 10 ms. The PBCH carries SFN in implicit plus explicit manner, for example, in LTE, PBCH is divided into 4 blocks (chunk) for transmission within 40ms, each block is transmitted within one subframe within 10ms, when the user equipment blindly detects the 4 PBCH blocks, the lowest two bits of SFN can be determined, and the bits of the remaining 8-bit SFN are carried in the load (payload) of PBCH.
In summary, PBCH may carry the index of the synchronization signal block and information of SFN (possibly part). In general, the index of the sync signal block and the indication of the SFN may be collectively referred to as a time index indication (time index indication), because the SFN may also be regarded as an index of the system frame. We can say that PBCH can carry time index or indicate time index.
When PBCH load is used for carrying the index information of the synchronization signal block, the index information of the synchronization signal block is protected through channel coding, the detection performance of the index information of the synchronization signal block is good, but the complexity is high because user equipment is required to decode PBCH. When the PBCH DMRS is used to carry the index information of the synchronization signal block, the index information of the synchronization signal block is easily affected by inter-cell interference, and the detection performance of the index information of the synchronization signal block is relatively poor, but the complexity is relatively low.
In the embodiment of the invention, the PBCH DMRS is used for indicating the synchronous signal block index in the synchronous signal burst, and the PBCH load is used for indicating the synchronous signal burst index in the synchronous signal burst set, so that the detection performance and the complexity of the index information of the synchronous signal block can be considered.
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
An embodiment of the present invention provides a time index indication method, which is described in detail below with reference to fig. 1 through specific steps.
Step S101, a subcarrier interval is acquired.
In practical applications, the subcarrier spacing used by the base station includes 15KHz, 30KHz, 120KHz, 240KHz, and so on. The subcarrier spacing used by the base station may be the same or different for different frequency bands. The base station may select the corresponding subcarrier spacing according to different frequency bands and communication requirements.
And step S102, setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval.
In a specific implementation, the base station may set the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to different subcarrier intervals.
For example, the number of timeslots of a synchronization signal burst corresponding to a subcarrier interval of 15KHz may be set to 1 timeslot, the number of timeslots of a synchronization signal burst corresponding to a subcarrier interval of 30KHz may be set to 1 timeslot, the number of timeslots of a synchronization signal burst corresponding to a subcarrier interval of 120KHz may be set to 1 timeslot, and the number of timeslots of a synchronization signal burst corresponding to a subcarrier interval of 240KHz may be set to 2 timeslots.
In a specific implementation, the base station may further set the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval and the number of symbols included in one time slot.
And step S103, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set according to the subcarrier interval and the symbol number included in the time slot of the synchronization signal burst corresponding to the subcarrier interval.
In a specific implementation, after obtaining the subcarrier interval and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier interval, the PBCH DMRS may set the number of bits indicating the synchronization signal block index in the synchronization signal burst, and the PBCH load may set the number of bits indicating the synchronization signal burst index in the synchronization signal burst set.
The following describes steps S102 to S103 provided in the above embodiments of the present invention in detail.
In a specific implementation, when the subcarrier interval is 15KHz, the number of slots of the synchronization signal burst corresponding to the subcarrier interval of 15KHz may be set to be 1 slot, and the number of symbols corresponding to 1 slot may be 7 or 14.
When the symbol number of 1 time slot of the synchronization signal burst corresponding to 15KHz is 7, 1 synchronization signal block is in one synchronization signal burst, and 4 synchronization signal bursts are in one synchronization signal burst set. Since there are only 1 synchronization signal block in one synchronization signal burst, there is no need to set the PBCH DMRS to indicate the synchronization signal block index in the synchronization signal burst. Since there are 4 synchronization signal bursts in a synchronization signal burst, 4 code points (code points) in the PBCH load can be set to indicate 4 synchronization signal bursts in a synchronization signal burst set, that is, the PBCH load is set to indicate that the bit number of the synchronization signal burst index in a synchronization signal burst set is 2 bits. In other words, 2 bits in the PBCH payload are used to indicate the synchronization signal burst index within one synchronization signal burst set.
When the symbol number of 1 time slot of the synchronization signal burst corresponding to 15KHz is 14, 2 synchronization signal blocks are in one synchronization signal burst, and 2 synchronization signal bursts are in one synchronization signal burst set. Since there are 2 synchronization signal blocks within one synchronization signal burst, the number of bits of the PBCH DMRS indication synchronization signal block index within the synchronization signal burst may be set to 1 bit. Since there are 2 synchronization signal bursts in a synchronization signal burst set, 2 code points in the PBCH load can be set to indicate 2 synchronization signal bursts in a synchronization signal burst set, that is, the PBCH load is set to indicate that the bit number of the synchronization signal burst index in a synchronization signal burst set is 1 bit. In other words, 1 bit in the PBCH payload is used to indicate the synchronization signal burst index within one synchronization signal burst set.
In a specific implementation, when the subcarrier interval is 30KHz, the number of slots of the synchronization signal burst corresponding to the subcarrier interval of 30KHz may be set to be 1 slot, and the number of symbols corresponding to 1 slot may be 7 or 14.
When the symbol number of 1 time slot of the synchronous signal burst corresponding to 30KHz is 7, 1 synchronous signal block is in one synchronous signal burst, and 8 synchronous signal bursts are in one synchronous signal burst set. Since there are only 1 synchronization signal block in one synchronization signal burst, there is no need to set the PBCH DMRS to indicate the synchronization signal block index in the synchronization signal burst. Since there are 8 synchronization signal bursts in a synchronization signal burst, 8 code points in the PBCH load can be set to indicate 8 synchronization signal bursts in a synchronization signal burst set, that is, the PBCH load is set to indicate that the bit number of the synchronization signal burst index in a synchronization signal burst set is 3 bits. In other words, 3 bits in the PBCH payload are used to indicate the synchronization signal burst index within one synchronization signal burst set.
When the symbol number of 1 time slot of the synchronization signal burst corresponding to 30KHz is 14, there are 2 synchronization signal blocks in one synchronization signal burst, and there are 2 synchronization signal bursts in one synchronization signal burst set. Since there are 2 synchronization signal blocks within one synchronization signal burst, the number of bits of the PBCH DMRS indication synchronization signal block index within the synchronization signal burst may be set to 1 bit. Since there are 4 synchronization signal bursts in a synchronization signal burst set, 4 code points in the PBCH load can be set to indicate 4 synchronization signal bursts in a synchronization signal burst set, that is, the PBCH load is set to indicate that the bit number of the synchronization signal burst index in a synchronization signal burst set is 2 bits. In other words, 2 bits in the PBCH payload are used to indicate the synchronization signal burst index within one synchronization signal burst set.
In a specific implementation, when the subcarrier interval is 120KHz, the number of slots of the synchronization signal burst corresponding to the subcarrier interval of 120KHz may be set to be 1 slot, and the number of symbols corresponding to 1 slot may be 14. There are 2 sync signal blocks within one sync signal burst and 16 sync signal bursts within a set of sync signal bursts. Therefore, the PBCH DMRS is set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 1 bit, and 16 code points in the PBCH load are set to indicate 16 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load is set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 4 bits. In other words, 4 bits in the PBCH payload are used to indicate the synchronization signal burst index within one synchronization signal burst set.
In a specific implementation, when the subcarrier interval is 240KHz, the time slot of the synchronization signal burst corresponding to the subcarrier interval of 240KHz may be set to 2 time slots, and the number of symbols corresponding to 1 time slot is 14. There are 4 sync signal blocks within one sync signal burst and 16 sync signal bursts within a set of sync signal bursts. Therefore, the PBCH DMRS is set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 2 bits, and 16 code points in the PBCH load are set to indicate 16 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load is set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 4 bits.
In practical applications, it can be known that PBCH DMRS has different sequences and different information is carried. Therefore, in the embodiments of the present invention, different PBCH DMRS sequences may be used to characterize the index information of different synchronization signal blocks. For example, if the PBCH DMRS sequence a is set to indicate that the index of the synchronization signal block is 1, and the PBCH DMRS sequence b is set to indicate that the index of the synchronization signal block in the synchronization signal burst is 2, the PBCH DMRS sequence b may be sent when the PBCH DMRS sequence a indicates that the index of the synchronization signal block in the synchronization signal burst is 2.
It can be known from the above embodiments of the present invention that when the subcarrier spacing is 15KHz and 30KHz, the number of timeslots of the synchronization signal burst is 1. The number of symbols corresponding to a time slot of one synchronization signal burst may be 7 or 14. That is, when the subcarrier spacing is 15KHz and 30KHz, the number of symbols corresponding to the synchronization signal burst may be 7 or 14.
In the embodiment of the present invention, for the convenience of processing the decoding operation, the number of symbols corresponding to the synchronization signal bursts corresponding to the subcarrier intervals of 15KHz and 30KHz may be unified into 14.
In a specific implementation, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval may be set according to the subcarrier interval and the number of symbols included in one time slot.
When the subcarrier interval is 15KHz, the number of timeslots of the synchronization signal burst corresponding to the subcarrier interval of 15KHz may be set to be 1 timeslot or 2 timeslots. When the number of symbols included in one time slot is 7, the number of time slots of synchronous signal bursts corresponding to the subcarrier interval of 15KHz is 2; when the number of symbols included in one slot is 14, the number of slots of the synchronization signal burst corresponding to a subcarrier interval of 15KHz is 1.
When the subcarrier spacing is 15KHz, there are 2 sync signal blocks in one sync signal burst and 2 sync signal bursts in one set of sync signal bursts. Therefore, the PBCH DMRS may be set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 1 bit, and 2 code points in the PBCH load may be set to indicate 2 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load may be set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 1 bit.
When the subcarrier interval is 30KHz, the number of time slots of the synchronization signal burst corresponding to the subcarrier interval of 30KHz may be set to 1 time slot or 2 time slots. When the number of symbols included in one time slot is 7, the number of time slots of the corresponding synchronous signal burst with the subcarrier interval of 30KHz is 2; when the number of symbols included in one slot is 14, the number of slots of the synchronization signal burst corresponding to a subcarrier interval of 30KHz is 1.
When the subcarrier spacing is 30KHz, there are 2 sync signal blocks in one sync signal burst and 4 sync signal bursts in one set of sync signal bursts. Therefore, the PBCH DMRS may be set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 1 bit, and 4 code points in the PBCH load may be set to indicate 4 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load may be set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 2 bits.
When the subcarrier interval is 120KHz, the number of slots of the corresponding synchronization signal burst is set to 1, and the number of symbols included in 1 slot is set to 14. When the subcarrier interval is 240KHz, the number of slots of the corresponding synchronization signal burst is set to 2, and the number of symbols included in 1 slot is set to 14.
When the subcarrier interval is 120KHz, the number of time slots of the synchronous signal burst corresponding to the subcarrier interval of 120KHz is set to be 1 time slot, and the number of symbols corresponding to 1 time slot is set to be 14. There are 2 sync signal blocks within one sync signal burst and 16 sync signal bursts within a set of sync signal bursts. Setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting 16 code points in the PBCH load to indicate 16 synchronization signal bursts in one synchronization signal burst set, namely setting the bit number of the synchronization signal burst index in the synchronization signal burst set indicated by the PBCH load to be 4 bits.
When the subcarrier interval is 240KHz, the time slot of the synchronization signal burst corresponding to the subcarrier interval of 240KHz is set to 2 time slots, and the number of symbols corresponding to 1 time slot is 14. There are 4 sync signal blocks within one sync signal burst and 16 sync signal bursts within a set of sync signal bursts. Therefore, the PBCH DMRS is set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 2 bits, and 16 code points in the PBCH load are set to indicate 16 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load is set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 4 bits.
In a specific implementation, when the PBCH DMRS is set to indicate the bit number of the synchronization signal block index in the synchronization signal burst and the PBCH load is set to indicate the bit number of the synchronization signal burst index in the synchronization signal burst set, if the subcarrier interval is 15KHz and 30KHz, the bit number of the synchronization signal burst index in the synchronization signal burst set may be set only using the PBCH load; if the subcarrier spacing is 120KHz and 240KHz, the PBCH DMRS may be set to indicate the number of bits of the synchronization signal block index in the synchronization signal burst, and the PBCH payload may be set to indicate the number of bits of the synchronization signal burst index in the synchronization signal burst set.
In a specific implementation, for a subcarrier spacing of 15KHz, there are 4 sync signal blocks within a set of sync signal bursts, regardless of whether the number of symbols in a slot is 7 or 14. Therefore, 4 code points of the PBCH payload can be used to indicate 4 synchronization signal bursts in one synchronization signal burst set, i.e. the number of bits of the PBCH payload indicating the synchronization signal burst index in one synchronization signal burst set is set to 2 bits.
For a 30KHz subcarrier spacing, there are 8 sync signal blocks within a set of sync signal bursts, regardless of whether the number of symbols in a slot is 7 or 14. Therefore, 8 code points of the PBCH payload can be used to indicate 8 synchronization signal bursts in one synchronization signal burst set, i.e. the number of bits of the PBCH payload indicating the synchronization signal burst index in one synchronization signal burst set is set to 3 bits.
For a subcarrier interval of 120KHz, the number of time slots of a synchronization signal burst is set to be 1, and the number of symbols of one time slot is set to be 14. There are 2 sync signal blocks in a sync signal burst and 16 sync signal blocks in a set of sync signal bursts. Therefore, the PBCH DMRS may be set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 1 bit, and the PBCH load may be set to 16 code points to indicate 16 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load may be set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 4 bits.
For a subcarrier interval of 240KHz, the number of time slots of a synchronization signal burst is set to be 2, and the number of symbols of one time slot is set to be 14. There are 4 sync signal blocks in a sync signal burst and 16 sync signal blocks in a set of sync signal bursts. Therefore, the PBCH DMRS may be set to indicate the bit number of the synchronization signal block index in the synchronization signal burst to be 2 bits, and the PBCH load may be set to 16 code points to indicate 16 synchronization signal bursts in one synchronization signal burst set, that is, the PBCH load may be set to indicate the bit number of the synchronization signal burst index in one synchronization signal burst set to be 4 bits.
In specific implementation, as can be seen from the above embodiments of the present invention, in some cases, the PBCH payload indicates that the number of bits of the synchronization signal burst index in one synchronization signal burst set is less than 4. For example, as can be seen from the above embodiments of the present invention, when the subcarrier interval is 15KHz, the number of slots of the synchronization signal burst corresponding to the subcarrier interval of 15KHz is 1 slot, and the number of symbols of 1 slot is 7, the PBCH load indicates that the number of bits of the synchronization signal burst index in the synchronization signal burst set is only 1.
Therefore, the PBCH DMRS is used for indicating the synchronous signal block index in the synchronous signal burst, and the PBCH load is used for indicating the synchronous signal burst index in the synchronous signal burst set, so that the detection performance and the complexity of the index information of the synchronous signal block can be considered.
In the embodiment of the present invention, in order to design uniformly and reduce the false alarm probability, when the number of bits indicating the synchronization signal burst index in one synchronization signal burst set is less than 4 for the PBCH load, the number of bits indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load may be filled to 4. That is, the PBCH payload always has 4 bits for indicating the synchronization signal burst index within the synchronization signal burst set.
When the PBCH load indicates that the number of bits of the synchronization signal burst index in one synchronization signal burst set is less than 4, a zero padding method may be adopted to pad the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load to 4. When the PBCH load indicates that the number of bits of the synchronization signal burst index in one synchronization signal burst set is less than 4, a block code method may also be adopted to fill the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load with 4. When the PBCH load indicates that the number of bits of the synchronization signal burst index in one synchronization signal burst set is less than 4, a repeated padding method may be further adopted to pad the number of bits used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load to 4.
For example, if the PBCH payload indicates that the number of bits of the synchronization signal burst index within one synchronization signal burst set is 1, 30 bits may be padded in the PBCH payload, so that the number of bits of the PBCH payload indicating the synchronization signal burst index within one synchronization signal burst set is increased from 1 to 4, and the padded 30 bits do not have the indicated meaning.
As another example, when the number of bits in the PBCH payload for indicating the synchronization signal burst index within the synchronization signal burst set is 1, the bits may be repeated 4 times, thereby filling the number of bits in the PBCH payload for indicating the synchronization signal burst index within the synchronization signal burst set with 4. When the number of bits in the PBCH payload for indicating the synchronization signal burst index within the synchronization signal burst set is 3, the repetition may be performed from any one of the 3 bits, so that the number of bits in the PBCH payload for indicating the synchronization signal burst index within the synchronization signal burst set is padded to 4.
It is understood that in a specific application, there may be other padding methods to pad the number of bits in the PBCH payload indicating the synchronization signal burst index within the synchronization signal burst set to 4.
In a specific implementation, the PBCH load may include: the SFN is removed from the sync signal Block index, the SFN, and a Master Information Block (MIB). When encoding, the synchronization signal block index, the SFN, and the part of the MIB excluding the SFN may be jointly encoded to improve the encoding efficiency. When coding, the synchronization signal block index and the SFN can also be jointly coded, and the part of the MIB without the SFN is separately coded, so that when the UE de-synchronizes the synchronization signal block index, the synchronization signal block index and the SFN only need to be decoded, and the part of the MIB without the SFN does not need to be decoded, thereby reducing the calculation complexity of UE decoding.
The embodiment of the present invention further provides a computer-readable storage medium, on which computer instructions are stored, and when the computer instructions are executed, the steps of the time index indicating method provided in the above embodiment of the present invention are executed.
The embodiment of the invention also provides a time index indicating method, which is described in detail by referring to fig. 2 through specific steps.
Step S201, receiving the PBCH issued by the base station.
In a specific implementation, the UE may receive the PBCH sent by the base station.
Step S202, according to the current frequency band, the subcarrier spacing is determined.
In particular implementations, the UE may select a subcarrier spacing corresponding to a frequency band in which a currently received signal is located according to the frequency band.
Step S203, according to the subcarrier interval, acquiring the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set from the PBCH.
In a specific implementation, after acquiring the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH load indication synchronization signal burst set, any one of the following methods may be further adopted to acquire the synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and the synchronization signal burst index information in the PBCH load indication synchronization signal burst set: and (5) decoding and detecting. And then, acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
It can be known from the above embodiments of the present invention that the synchronization signal burst index in the synchronization signal burst set carried in the PBCH payload is presented in the PBCH payload in the form of specific bits, that is, it is determined which bits carry the synchronization signal burst index information in the synchronization signal burst set and is presented in an explicit form.
In a specific application, the synchronization signal burst index in the synchronization signal burst set carried in the PBCH load may also be presented in an implicit manner, that is, some bits in the PBCH load are not specified to carry the synchronization signal burst index information in the synchronization signal burst set, but the synchronization signal burst index information in the synchronization signal burst set is carried by using the characteristics of the PBCH or other resources.
For example, a scrambling code in the PBCH is used to carry synchronization signal burst index information within a set of synchronization signal bursts. As another example, a redundancy version number in PBCH or CRC mask is used to carry synchronization signal burst index information within a set of synchronization signal bursts. It can be understood that other features or resources of the PBCH may also be used to carry the synchronization signal burst index information in the synchronization signal burst set, which is not described herein again.
It should be noted that the PBCH described in the embodiment of the present invention is not limited to the physical broadcast channel, and may also include other channels capable of implementing the function of the physical broadcast channel, that is, all channels capable of implementing the physical broadcast channel may be regarded as the PBCH described in the embodiment of the present invention.
Referring to fig. 3, a base station 30 in the embodiment of the present invention is provided, including: an acquisition unit 301, a first setting unit 302, and a second setting unit 303, wherein:
an obtaining unit 301, configured to obtain a subcarrier interval;
a first setting unit 302, configured to set, according to the subcarrier interval, a number of time slots of a synchronization signal burst corresponding to the subcarrier interval;
a second setting unit 303, configured to set, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of a synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS, and the number of bits of a synchronization signal burst index in the synchronization signal burst set indicated by the PBCH load.
In a specific implementation, the first setting unit 302 may be configured to set a timeslot of a synchronization signal burst corresponding to the subcarrier interval to be 1 timeslot when the subcarrier interval is 15 KHz.
In a specific implementation, the second setting unit 303 may be configured to set, when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, the number of bits of a PBCH load indicating a synchronization signal burst index in one synchronization signal burst set is 2 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
In a specific implementation, the first setting unit 302 may be configured to set a timeslot of a synchronization signal burst corresponding to the subcarrier interval to be 1 timeslot when the subcarrier interval is 30 KHz.
In a specific implementation, the second setting unit 303 may be configured to set, when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, the number of bits of a PBCH load indicating a synchronization signal burst index in one synchronization signal burst set is 3 bits; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
In a specific implementation, the first setting unit 302 may be configured to set a timeslot of a synchronization signal burst corresponding to the subcarrier interval to be 1 timeslot when the subcarrier interval is 120 KHz.
In a specific implementation, when the subcarrier interval is 120KHz, and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the second setting unit 303 may be configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 4 bits.
In a specific implementation, the first setting unit 302 may be configured to set a timeslot of a synchronization signal burst corresponding to the subcarrier interval to be 2 timeslots when the subcarrier interval is 240 KHz.
In a specific implementation, when the subcarrier interval is 240KHz, and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the second setting unit 303 may be configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 2 bits, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 4 bits.
In a specific implementation, the first setting unit 302 may be configured to set a number of time slots of a synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval and a number of symbols included in one time slot.
In a specific implementation, the first setting unit 302 may be configured to set the number of time slots of a synchronization signal burst corresponding to the subcarrier interval to be 2 when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 14, setting the number of the time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
In a specific implementation, the second setting unit 303 may be configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to 1 bit, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to 1 bit.
In a specific implementation, the first setting unit 302 may be configured to set the number of time slots of a synchronization signal burst corresponding to the subcarrier interval to be 2 when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
In a specific implementation, the second setting unit 303 may be configured to set the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to 1 bit, and set the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to 2 bits.
In a specific implementation, the second setting unit 303 may be configured to set a number of bits of a synchronization signal burst index in a PBCH load indication synchronization signal burst set when the subcarrier interval is 15KHz and 30 KHz; and when the subcarrier intervals are 120KHz and 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set.
In a specific implementation, the second setting unit 303 may be configured to set, when the subcarrier interval is 15KHz, the bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set to be 2 bits; when the subcarrier interval is 30KHz, setting the bit number of the burst index of the synchronizing signal in the PBCH load indication synchronizing signal burst set to be 3 bits.
In a specific implementation, the second setting unit 303 may be configured to set, when the subcarrier interval is 120KHz, the bit number of a synchronization signal block index in a synchronization signal burst indicated by a PBCH DMRS to be 1 bit, and the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load to be 4 bits; and when the subcarrier interval is 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst to be 2 bits, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set to be 4 bits.
In a specific implementation, the base station may further include: a padding unit (not shown) for padding the number of bits indicating the synchronization signal burst index within the synchronization signal burst set in the PBCH load to 4 when the number of bits indicating the synchronization signal burst index within the synchronization signal burst set in the set PBCH load is less than 4.
In a specific implementation, the padding unit may be configured to pad, by using any one of the following methods, the number of bits used for indicating a synchronization signal burst index in a synchronization signal burst set in the PBCH payload to be 4: filling the number of bits used for indicating the burst index of the synchronization signal in the burst set of the synchronization signal in the PBCH load into 4 by adopting a repeated filling method; filling the bit number of the synchronization signal burst index in the PBCH load for indicating the synchronization signal burst set into 4 by adopting a zero filling method; and filling the bit number used for indicating the synchronous signal burst index in the synchronous signal burst set in the PBCH load into 4 by adopting a block code method.
Referring to fig. 4, an embodiment of the present invention further provides a user terminal 40, including: a receiving unit 401, a determining unit 402, and a bit number obtaining unit 403, wherein:
a receiving unit 401, configured to receive a PBCH issued by a base station;
a determining unit 402, configured to determine a subcarrier interval according to a current frequency band;
a bit number obtaining unit 403, configured to obtain, according to the subcarrier interval, the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS from the PBCH, and the bit number of the synchronization signal burst index in the synchronization signal burst set indicated by the PBCH load.
In a specific implementation, the user terminal 40 further includes: a time index information obtaining unit 404, configured to obtain, from the PBCH, synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and synchronization signal burst index information in a PBCH load indicating synchronization signal burst set by using at least one of detection and decoding; and acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
The embodiment of the present invention further provides a computer-readable storage medium, on which computer instructions are stored, and when the computer instructions are executed, the steps of the time index indicating method provided in the above embodiment of the present invention are executed.
An embodiment of the present invention further provides an electronic device, which includes a memory and a processor, where the memory stores computer instructions executable on the processor, and the processor executes the computer instructions to perform the steps of the time index indication method provided in the foregoing embodiment of the present invention.
Those skilled in the art will appreciate that all or part of the steps in the methods of the above embodiments may be implemented by instructing the relevant hardware through a program, which may be stored in a computer-readable storage medium, and the storage medium may include: ROM, RAM, magnetic or optical disks, and the like.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (45)

1. A method for time index indication, comprising:
obtaining a subcarrier interval;
setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval;
and setting the bit number of a synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of a synchronization signal burst index in a PBCH load indication synchronization signal burst set according to the subcarrier interval and the symbol number included in the time slot of the synchronization signal burst corresponding to the subcarrier interval.
2. The method for indicating time index according to claim 1, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval comprises:
the subcarrier interval is 15KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
3. The method for indicating time index according to claim 2, wherein the setting of PBCH DMRS to indicate the number of bits of synchronization signal block index in a synchronization signal burst and the setting of PBCH loading to indicate the number of bits of synchronization signal burst index in a synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by PBCH load to be 2 bits;
when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
4. The method for indicating time index according to claim 1, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval comprises:
the subcarrier interval is 30KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
5. The method for indicating time index according to claim 4, wherein the setting of the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH payload indication synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 7, setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by PBCH load to be 3 bits;
when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
6. The method for indicating time index according to claim 1, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval comprises:
the subcarrier interval is 120KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 1 time slot.
7. The method for indicating time index according to claim 6, wherein the setting of the number of bits of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the number of bits of the synchronization signal burst index in the PBCH payload indication synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS is set to be 1 bit, and the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load is set to be 4 bits.
8. The method for indicating time index according to claim 1, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval comprises:
the subcarrier interval is 240KHz, and the time slot of the synchronous signal burst corresponding to the subcarrier interval is set to be 2 time slots.
9. The method for indicating time index according to claim 8, wherein the setting of PBCH DMRS to indicate the number of bits of synchronization signal block index in a synchronization signal burst and the setting of the number of bits of synchronization signal burst index in a PBCH payload indication synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS is set to be 2 bits, and the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load is set to be 4 bits.
10. The method for indicating time index according to claim 1, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval comprises:
and setting the time slot number of the synchronous signal burst corresponding to the subcarrier interval according to the subcarrier interval and the symbol number included in one time slot.
11. The method for indicating time index according to claim 10, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval and the number of symbols included in one time slot comprises:
when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 7, setting the number of time slots of synchronous signal bursts corresponding to the subcarrier interval to be 2; and when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
12. The method for indicating time index according to claim 11, wherein the setting of PBCH DMRS to indicate the number of bits of synchronization signal block index within a synchronization signal burst and the setting of the number of bits of synchronization signal burst index within a PBCH loading indication synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst as 1 bit, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set as 1 bit.
13. The method for indicating time index according to claim 10, wherein said setting the number of time slots of the synchronization signal burst corresponding to the subcarrier interval according to the subcarrier interval and the number of symbols included in one time slot comprises:
setting the number of time slots of synchronous signal bursts corresponding to the subcarrier intervals as 2 when the subcarrier intervals are 30KHz and the number of symbols included in one time slot is 7; and when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
14. The method for indicating time index according to claim 13, wherein the setting of PBCH DMRS to indicate the number of bits of synchronization signal block index within a synchronization signal burst and the setting of the number of bits of synchronization signal burst index within a PBCH payload indication synchronization signal burst set according to the subcarrier spacing and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier spacing comprises:
setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
15. The method for indicating time index according to claim 1, wherein the setting of PBCH DMRS to indicate the number of bits of synchronization signal block index within a synchronization signal burst and the setting of the number of bits of synchronization signal burst index within a PBCH loading indication synchronization signal burst set according to the subcarrier interval and the number of symbols included in the slot of the synchronization signal burst corresponding to the subcarrier interval comprises:
when the subcarrier interval is 15KHz and 30KHz, setting the bit number of a PBCH load indication synchronization signal burst index in a synchronization signal burst set;
and when the subcarrier intervals are 120KHz and 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set.
16. The method of time index indication of claim 15, wherein said setting a PBCH loading indication synchronization signal burst index within a set of synchronization signal bursts when the subcarrier spacing is 15KHz and 30KHz comprises:
when the subcarrier interval is 15KHz, setting the bit number of a synchronous signal burst index in a PBCH load indication synchronous signal burst set to be 2 bits;
when the subcarrier interval is 30KHz, setting the bit number of the burst index of the synchronizing signal in the PBCH load indication synchronizing signal burst set to be 3 bits.
17. The method of time index indication of claim 15, wherein said setting PBCH DMRS to indicate a number of bits for synchronization signal block indices within a synchronization signal burst and setting PBCH payload to indicate a number of bits for synchronization signal burst indices within a set of synchronization signal bursts when the subcarrier spacing is 120KHz and 240KHz comprises:
when the subcarrier interval is 120KHz, setting the bit number of a synchronization signal block index in a synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of a synchronization signal burst index in a synchronization signal burst set indicated by the PBCH load to be 4 bits;
and when the subcarrier interval is 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst to be 2 bits, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set to be 4 bits.
18. The method of time index indication according to any one of claims 1 to 17, further comprising:
and when the bit number used for indicating the synchronization signal burst index in the synchronization signal burst set in the set PBCH load is less than 4, filling the bit number used for indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load into 4.
19. The method of claim 18, wherein the number of bits used to indicate the synchronization signal burst index within the set of synchronization signal bursts in the PBCH payload is padded to 4 by any one of:
filling the number of bits used for indicating the burst index of the synchronization signal in the burst set of the synchronization signal in the PBCH load into 4 by adopting a repeated filling method;
filling the bit number of the synchronization signal burst index in the PBCH load for indicating the synchronization signal burst set into 4 by adopting a zero filling method;
and filling the bit number used for indicating the synchronous signal burst index in the synchronous signal burst set in the PBCH load into 4 by adopting a block code method.
20. A method for time index indication, comprising:
receiving PBCH issued by a base station;
determining the subcarrier interval according to the current frequency band;
and acquiring the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set from the PBCH according to the subcarrier interval.
21. The method of time index indication of claim 20, wherein after obtaining the number of bits in the PBCH DMRS indicating synchronization signal block index within a synchronization signal burst and the number of bits in the PBCH payload indicating synchronization signal burst index within a set of synchronization signal bursts, further comprising:
acquiring the synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and the synchronization signal burst index information in the PBCH load indication synchronization signal burst set from the PBCH by adopting any one method of detection or decoding;
and acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
22. A base station, comprising:
an obtaining unit, configured to obtain a subcarrier interval;
a first setting unit, configured to set, according to the subcarrier interval, a number of time slots of a synchronization signal burst corresponding to the subcarrier interval;
and a second setting unit, configured to set, according to the subcarrier interval and the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval, the number of bits of a synchronization signal block index in a synchronization signal burst indicated by the PBCH DMRS, and the number of bits of a synchronization signal burst index in a synchronization signal burst set indicated by a PBCH load.
23. The base station of claim 22, wherein the first setting unit is configured to set the time slot of the synchronization signal burst corresponding to the subcarrier spacing to 1 time slot when the subcarrier spacing is 15 KHz.
24. The base station of claim 23, wherein the second setting unit is configured to set a PBCH payload indicating a number of bits of a synchronization signal burst index in a synchronization signal burst set to 2 bits when the number of symbols included in the slots of the synchronization signal bursts corresponding to the subcarrier spacing is 7; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 1 bit.
25. The base station of claim 22, wherein the first setting unit is configured to set the time slot of the synchronization signal burst corresponding to the subcarrier spacing to 1 time slot when the subcarrier spacing is 30 KHz.
26. The base station of claim 25, wherein the second setting unit is configured to set a PBCH payload indicating a number of bits of a synchronization signal burst index in a synchronization signal burst set to 3 bits when the number of symbols included in the slots of the synchronization signal bursts corresponding to the subcarrier spacing is 7; when the number of symbols included in the time slot of the synchronization signal burst corresponding to the subcarrier interval is 14, setting the bit number of the synchronization signal block index in the synchronization signal burst indicated by the PBCH DMRS to be 1 bit, and setting the bit number of the synchronization signal burst index in one synchronization signal burst set indicated by the PBCH load to be 2 bits.
27. The base station of claim 22, wherein the first setting unit is configured to set the time slot of the synchronization signal burst corresponding to the subcarrier spacing to 1 time slot when the subcarrier spacing is 120 KHz.
28. The base station of claim 27, wherein when the subcarrier spacing is 120KHz and the number of symbols included in a slot of a synchronization signal burst corresponding to the subcarrier spacing is 14, the second setting unit is configured to set the number of bits for which PBCH DMRS indicates a synchronization signal block index within a synchronization signal burst to 1 bit and set the number of bits for which PBCH loading indicates a synchronization signal burst index within one synchronization signal burst set to 4 bits.
29. The base station of claim 22, wherein the first setting unit is configured to set the time slot of the synchronization signal burst corresponding to the subcarrier spacing to 2 time slots when the subcarrier spacing is 240 KHz.
30. The base station of claim 29, wherein when the subcarrier spacing is 240KHz and the number of symbols included in a slot of a synchronization signal burst corresponding to the subcarrier spacing is 14, the second setting unit is configured to set the number of bits for which PBCH DMRS indicates a synchronization signal block index within a synchronization signal burst to 2 bits and set the number of bits for which PBCH loading indicates a synchronization signal burst index within one synchronization signal burst set to 4 bits.
31. The base station of claim 22, wherein the first setting unit is configured to set the number of time slots of the synchronization signal burst corresponding to the subcarrier spacing according to the subcarrier spacing and the number of symbols included in one time slot.
32. The base station of claim 31, wherein said first setting unit is configured to set the number of slots of the synchronization signal burst corresponding to the subcarrier spacing to 2, when the subcarrier spacing is 15KHz and the number of symbols included in one slot is 7; and when the subcarrier interval is 15KHz and the number of symbols included in one time slot is 14, setting the number of the time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
33. The base station of claim 32, wherein the second setting unit is configured to set the number of bits of the PBCH DMRS indicating synchronization signal block indexes within a synchronization signal burst to 1 bit, and to set the number of bits of the PBCH payload indicating synchronization signal burst indexes within one synchronization signal burst set to 1 bit.
34. The base station of claim 31, wherein said first setting unit is configured to set the number of slots of the synchronization signal burst corresponding to the subcarrier spacing to 2, when the subcarrier spacing is 30KHz and the number of symbols included in one slot is 7; and when the subcarrier interval is 30KHz and the number of symbols included in one time slot is 14, setting the number of time slots of the synchronous signal burst corresponding to the subcarrier interval to be 1.
35. The base station of claim 34, wherein the second setting unit is configured to set the number of bits for which PBCH DMRS indicates synchronization signal block indexes within a synchronization signal burst to 1 bit, and to set the number of bits for which PBCH loading indicates synchronization signal burst indexes within one synchronization signal burst set to 2 bits.
36. The base station of claim 22, wherein the second setting unit is configured to set a PBCH payload indicating a number of bits of a synchronization signal burst index within a set of synchronization signal bursts when the subcarrier spacing is 15KHz and 30 KHz; and when the subcarrier intervals are 120KHz and 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set.
37. The base station of claim 36, wherein the second setting unit is configured to set a bit number of a synchronization signal burst index within a PBCH payload indication synchronization signal burst set to 2 bits when the subcarrier spacing is 15 KHz; when the subcarrier interval is 30KHz, setting the bit number of the burst index of the synchronizing signal in the PBCH load indication synchronizing signal burst set to be 3 bits.
38. The base station of claim 36, wherein said second setting unit is configured to set the number of bits of a synchronization signal block index within a synchronization signal burst to 1 bit and the number of bits of a synchronization signal burst index within one synchronization signal burst set to 4 bits, as indicated by a PBCH DMRS, when the subcarrier spacing is 120 KHz; and when the subcarrier interval is 240KHz, setting the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst to be 2 bits, and setting the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set to be 4 bits.
39. The base station of any of claims 22 to 38, further comprising: and a filling unit, configured to fill 4 with the number of bits indicating the synchronization signal burst index in the synchronization signal burst set in the PBCH load when the number of bits indicating the synchronization signal burst index in the synchronization signal burst set in the set PBCH load is less than 4.
40. The base station of claim 39, wherein the padding unit is configured to pad the number of bits in the PBCH payload indicating the synchronization signal burst index within the set of synchronization signal bursts to 4 by any one of: filling the number of bits used for indicating the burst index of the synchronization signal in the burst set of the synchronization signal in the PBCH load into 4 by adopting a repeated filling method; filling the bit number of the synchronization signal burst index in the PBCH load for indicating the synchronization signal burst set into 4 by adopting a zero filling method; and filling the bit number used for indicating the synchronous signal burst index in the synchronous signal burst set in the PBCH load into 4 by adopting a block code method.
41. A user terminal, comprising:
a receiving unit, configured to receive a PBCH issued by a base station;
a determining unit, configured to determine a subcarrier interval according to a frequency band where the current frequency band is located;
and the bit number acquiring unit is used for acquiring the bit number of the synchronization signal block index in the PBCH DMRS indication synchronization signal burst and the bit number of the synchronization signal burst index in the PBCH load indication synchronization signal burst set from the PBCH according to the subcarrier interval.
42. The user terminal of claim 41, further comprising:
a time index information obtaining unit, configured to obtain, from the PBCH, synchronization signal block index information in the PBCH DMRS indication synchronization signal burst and synchronization signal burst index information in a PBCH load indicating synchronization signal burst set by using at least one of detection and decoding; and acquiring time index information according to the synchronous signal block index information in the PBCH DMRS indication synchronous signal burst and the synchronous signal burst index information in the PBCH load indication synchronous signal burst set.
43. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the time index indication method according to any one of claims 1 to 19.
44. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the time index indication method according to any one of claims 20 to 21.
45. An electronic device comprising a memory and a processor, the memory having stored thereon a computer program operable on the processor, wherein the processor executes the computer program to perform the steps of the time index indication method of any of claims 1-19.
CN201710458732.9A 2017-06-16 2017-06-16 Time index indicating method, base station, storage medium and electronic device Active CN109150446B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710458732.9A CN109150446B (en) 2017-06-16 2017-06-16 Time index indicating method, base station, storage medium and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710458732.9A CN109150446B (en) 2017-06-16 2017-06-16 Time index indicating method, base station, storage medium and electronic device

Publications (2)

Publication Number Publication Date
CN109150446A CN109150446A (en) 2019-01-04
CN109150446B true CN109150446B (en) 2021-07-27

Family

ID=64830740

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710458732.9A Active CN109150446B (en) 2017-06-16 2017-06-16 Time index indicating method, base station, storage medium and electronic device

Country Status (1)

Country Link
CN (1) CN109150446B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020145751A1 (en) * 2019-01-11 2020-07-16 엘지전자 주식회사 Method for transmitting or receiving synchronization signal block in unlicensed band, and apparatus therefor
CN114337973B (en) * 2019-06-14 2023-04-28 Oppo广东移动通信有限公司 Reference signal indicating method and device, terminal and network equipment
CN110336655B (en) * 2019-08-09 2022-01-28 北京紫光展锐通信技术有限公司 SSB candidate position index indication and receiving method and device, storage medium, base station and user equipment
CN114900883A (en) * 2019-12-12 2022-08-12 展讯通信（上海）有限公司 Method and device for processing candidate synchronous signal block

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102857462A (en) * 2011-07-01 2013-01-02 电信科学技术研究院 Method and device for transmitting data
CN103906139A (en) * 2012-12-27 2014-07-02 夏普株式会社 System information sending and receiving method, base station and user equipment
CN104025529A (en) * 2011-08-12 2014-09-03 交互数字专利控股公司 Reference signal configuration for extension carriers and carrier segments
CN104094551A (en) * 2012-02-07 2014-10-08 高通股份有限公司 Resource allocation for enhanced physical downlink control channel (epdcch)
CN104662815A (en) * 2012-09-18 2015-05-27 Lg电子株式会社 Method and apparatus for receiving system information in wireless communication system
CN104753647A (en) * 2013-12-30 2015-07-01 华为技术有限公司 Signal transmission method and device
CN106385709A (en) * 2016-10-31 2017-02-08 宇龙计算机通信科技(深圳)有限公司 Resource scheduling method and resource scheduling device
CN106412876A (en) * 2015-07-28 2017-02-15 中国电信股份有限公司 Transmission method, device, terminal and system
CN106538019A (en) * 2016-11-04 2017-03-22 北京小米移动软件有限公司 Signal receiving method and device
CN106559206A (en) * 2015-09-30 2017-04-05 中兴通讯股份有限公司 The transmission method and device of synchronizing signal

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7706428B2 (en) * 2005-04-21 2010-04-27 Telefonaktiebolaget L M Ericsson (Publ) Low complexity inter-carrier interference cancellation
US8437303B2 (en) * 2011-07-04 2013-05-07 Ofinno Technologies, Llc System frame number in multicarrier systems
US9001066B2 (en) * 2013-05-06 2015-04-07 Rajkumari Mohindra PAPR optimized OFDM touch engine with tone spaced windowed demodulation

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102857462A (en) * 2011-07-01 2013-01-02 电信科学技术研究院 Method and device for transmitting data
CN104025529A (en) * 2011-08-12 2014-09-03 交互数字专利控股公司 Reference signal configuration for extension carriers and carrier segments
CN104094551A (en) * 2012-02-07 2014-10-08 高通股份有限公司 Resource allocation for enhanced physical downlink control channel (epdcch)
CN104662815A (en) * 2012-09-18 2015-05-27 Lg电子株式会社 Method and apparatus for receiving system information in wireless communication system
CN103906139A (en) * 2012-12-27 2014-07-02 夏普株式会社 System information sending and receiving method, base station and user equipment
CN104753647A (en) * 2013-12-30 2015-07-01 华为技术有限公司 Signal transmission method and device
CN106412876A (en) * 2015-07-28 2017-02-15 中国电信股份有限公司 Transmission method, device, terminal and system
CN106559206A (en) * 2015-09-30 2017-04-05 中兴通讯股份有限公司 The transmission method and device of synchronizing signal
CN106385709A (en) * 2016-10-31 2017-02-08 宇龙计算机通信科技(深圳)有限公司 Resource scheduling method and resource scheduling device
CN106538019A (en) * 2016-11-04 2017-03-22 北京小米移动软件有限公司 Signal receiving method and device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"NR-PBCH design";Fujitsu;《3GPP TSG RAN WG1 Meeting #89，R1-1707253》;20170505;第1-11页 *
Ericsson.SSB Time Index Indication.《3GPP TSG-RAN WG1 Meeting #89 R1-1708721》.2017, *

Also Published As

Publication number Publication date
CN109150446A (en) 2019-01-04

Similar Documents

Publication Publication Date Title
CN110475378B (en) Scheduling-free uplink transmission method, user equipment and base station equipment
RU2754433C2 (en) Method and device for transmitting
US20200099494A1 (en) Information transmission method and apparatus
CN109150446B (en) Time index indicating method, base station, storage medium and electronic device
US9781702B2 (en) Data transmission method, user equipment, base station, and system to resolve a waste of resources during an M2M process
EP3598844B1 (en) Pbch transmission method and apparatus
US20180376492A1 (en) Handling number of repetitions in coverage extension mode
US11606813B2 (en) Physical downlink control channel design
US9942006B2 (en) Method and device for determining interleaver
KR20170089897A (en) Information processing method, base station, and terminal
CN105634666A (en) Method and device for transmitting data on non-authorized frequency band
US20220256616A1 (en) Random access method, user equipment, base station, and random access system
CN112218376A (en) Downlink transmission method executed by user equipment and user equipment
CN110474729B (en) Method and device for sending and receiving synchronization signal block group in unlicensed spectrum, storage medium, base station and user equipment
CN108029105B (en) Method and device for allocating wireless resources
CN109314971B (en) Information transmission method, equipment and system
WO2018027985A1 (en) Method and apparatus for uplink data transmission of wireless broadband terminal device
WO2018137466A1 (en) Information indication method, apparatus and system
CN108024361B (en) Determination method, access method, transmission method, processing method and device, base station and terminal
CN112312479A (en) Uplink signal sending method and user equipment
CN112822774B (en) Information sending and receiving method, device and terminal
US20200100169A1 (en) Method and apparatus for scheduling system information block
CN111294973A (en) Random access method and device, storage medium and user terminal
US20220132561A1 (en) Two-protocol transmission method, reception method and corresponding devices and signal
WO2021203340A1 (en) Methods and apparatuses for determing channel access for uplink transmissions

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant