CN109101338A - A kind of block chain processing framework and its method based on the extension of multichannel chip - Google Patents

A kind of block chain processing framework and its method based on the extension of multichannel chip Download PDF

Info

Publication number
CN109101338A
CN109101338A CN201810838259.1A CN201810838259A CN109101338A CN 109101338 A CN109101338 A CN 109101338A CN 201810838259 A CN201810838259 A CN 201810838259A CN 109101338 A CN109101338 A CN 109101338A
Authority
CN
China
Prior art keywords
chip
block chain
extended
extension
extended chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810838259.1A
Other languages
Chinese (zh)
Inventor
刘海銮
陈华月
骆建军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sage Microelectronics Corp
Original Assignee
Sage Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sage Microelectronics Corp filed Critical Sage Microelectronics Corp
Priority to CN201810838259.1A priority Critical patent/CN109101338A/en
Publication of CN109101338A publication Critical patent/CN109101338A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G06F9/505Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The invention discloses a kind of block chain processing framework and its method based on the extension of multichannel chip, which is connected with block chain server, for handling the transaction application of block chain server distribution;Multiple extended chips are arranged in the framework, wherein, at least one extended chip is connected with block chain server host equipment interface, remaining extended chip is mutually cascaded according to tree topology, each extended chip is built-in to handle engine, for handling the transaction application for distributing to the extended chip.Compared with prior art, the present invention passes through the cascade extension process engine of multichannel chip, promotes block chain oncurrent processing ability, reduces hardware cost while promoting treatment effeciency;The transaction calculation process task for undertaking block using the extended chip of low-power consumption simultaneously, shares host CPU resources pressure, to reduce power consumption, reduces block chain operation expense.

Description

A kind of block chain processing framework and its method based on the extension of multichannel chip
Technical field
The present invention relates to block chain technical field more particularly to a kind of block chain processing frameworks based on the extension of multichannel chip And its method.
Background technique
The hot development of block chain technology in recent years, and gradually come into various industries field.Block chain technology is by going to center Change, go the mode trusted, guarantee that data with existing is not modified by Cryptography Principles, then by common recognition algorithm to newly-increased data Reach common understanding.Whole service process is fully transparent, and all data informations are also disclosed.Such a construction ensures data Integrality and safety, but data but ceaselessly increase always, so the requirement of handling capacity and treatment effeciency to data Constantly improving.
Solution: Merkel tree has been reserved when middle clever design bit coin system (one of block chain application) (Merkle Tree) algorithm solves the problems, such as that block chain data throughout is excessive with it.One is constructed on every machine Merkle Tree, in this way, being compared since Merkle root, when two machinery compartments carry out comparing if root node Equally, then it represents that two copies are consistent at present, it is no longer necessary to any processing;It is different along hash value if different Node path inquiry, the inconsistent leaf node of data will soon be navigated to, only with inconsistent data are synchronous, this The transmission quantity of comparison time and data is greatly saved in sample.
Hot with block chain technology, the number and frequency for application of trading also all are being promoted, and Merkel's tree algorithm is one Determine to reduce block chain data throughout in degree, but processor and memory power limitation due to server, existing block Chain technical treatment efficiency is still technological difficulties.Such as bit coin is per second can only carry out about 7 transactions, ether mill slightly one A bit, also with regard to 10-20.After number of transaction expansion, since the processor and memory power of server limit, block not can avoid The problems such as chain treatment effeciency is low, power consumption is high.
Therefore in view of the drawbacks of the prior art, it is really necessary to propose a kind of technical solution to solve skill of the existing technology Art problem.
Summary of the invention
In view of this, it is necessory to provide a kind of block chain processing framework and its method based on the extension of multichannel chip.It is logical The cascade of multichannel chip is crossed, extension process engine promotes block chain oncurrent processing ability, reduces while promoting treatment effeciency Hardware cost.
In order to solve technical problem of the existing technology, technical scheme is as follows:
A kind of block chain processing framework based on the extension of multichannel chip, the framework are connected with block chain server, are used for Handle the transaction application of block chain server distribution;Multiple extended chips are arranged in the framework, wherein at least one extended chip It is connected with block chain server host equipment interface, remaining extended chip is mutually cascaded according to tree topology, Mei Gekuo It opens up built-in chip type and handles engine, for handling the transaction application for distributing to the extended chip.
Host device interface is also set up in each extended chip as a preferred technical solution, and from equipment interface based on master Chip cascade extension is realized from interface protocol;The host device interface is used to cascade next layer of extended chip, described from equipment Interface is used to access one layer of extended chip.
The chip id of unique identification built in each extended chip as a preferred technical solution, server host generates should The load capacity mapping table of framework is used for memorization COMS clip ID and its engine status, is directly the distribution of each extended chip with chip id Transaction is applied and updates the load capacity mapping table;The extended chip first verifies chip id when receiving transaction application, if Chip id matches, and handles the transaction application;Otherwise, which is sent to and its cascade next layer of extended chip.
M processing engine built in each extended chip as a preferred technical solution, wherein M is the natural number greater than 1; Each processing engine can be used as extension child node.
The framework is T layers of tree structure as a preferred technical solution, and each extended chip cascades the road N extended chip, In, T, N are the natural number greater than 1.
The extended chip realizes multichannel using SD interface, USB interface, SATA interface etc. as a preferred technical solution, Cascade extension.
In order to overcome the shortcomings of the prior art, the invention also discloses a kind of block chains based on the extension of multichannel chip Processing method, comprising the following steps:
Step S1: multiple extension cores are mutually cascaded according to tree topology framework in block chain server host equipment interface Piece;
Step S2: block chain server host accesses in block chain network;
Step S3: the host, which receives the transaction in block chain network, to be applied and assigns it to each in tree topology framework A extended chip;
Step S4: each extended chip processing distributes to the transaction application of the extended chip simultaneously by the non-extended chip Transaction application is sent to and its cascade next layer of extended chip;
Step S5: the backward host feedback result information of each extended chip processing completion.
The chip id of unique identification built in each extended chip as a preferred technical solution, server host generates should The load capacity mapping table of framework is used for memorization COMS clip ID and its engine status, is directly the distribution of each extended chip with chip id Transaction is applied and updates the load capacity mapping table;The extended chip first verifies chip id when receiving transaction application, if Chip id matches, and handles the transaction application;Otherwise, which is sent to and its cascade next layer of extended chip.
It is further comprising the steps of as a preferred technical solution:
Block chain server host accesses other servers and obtains block chain information and synchronous block chain last state.
Host timing monitors load capacity and can the updating load capacity and reflect of each extended chip as a preferred technical solution, Firing table guarantees that the information processing frequency of each extended chip remains basically stable by maintenance load capacity mapping table.
Multiple processing engines are arranged with the multiple transaction Shens of parallel processing in each extended chip as a preferred technical solution, Please, wherein each processing engine can be used as extension child node, and can be grouped the extension child node;
When same chip group receives a plurality of transaction application, common recognition algorithm is first passed through, which transaction determines has to be written to Inside block and carry out signature record.
Compared with prior art, the present invention has the following technical effect that
1, by the cascade extension process engine of multichannel chip, block chain oncurrent processing ability is promoted, is promoting processing effect Hardware cost is reduced while rate;
2, the transaction calculation process task that block is undertaken using the extended chip of low-power consumption, shares host CPU resources pressure, To reduce power consumption, block chain operation expense is reduced;
3, the information processing frequency of each chip is balanced by ID distribution and management algorithm, so that certain upper layers be avoided to save The phenomenon that chip of point is damaged because of high-frequency calculating, promotes the stability of overall architecture;
4, it by binding special identity ID, realizes data direct sending, traverses bearing for each chip when saving transaction each time The time of loading capability, to promote processing capacity.
Detailed description of the invention
Fig. 1 is the structural block diagram of the block chain processing framework extended the present invention is based on multichannel chip.
Fig. 2 is the functional block diagram of extended chip in the present invention.
Fig. 3 is the flow diagram of the block chain processing method extended the present invention is based on multichannel chip.
Following specific embodiment will further illustrate the present invention in conjunction with above-mentioned attached drawing.
Specific embodiment
Technical solution provided by the invention is described further below with reference to attached drawing.
The present invention relates to following professional technicalities:
1, Merkle root: be as All Activity in block main body cryptographic Hash again step by step carry out Hash calculation obtained from, For examining whether each transaction exists in this block.
2, Merkle Tree: a kind of Hash binary tree, it can be with the integrality of rapid verification large-scale data using it.? In bit coin network, Merkle tree is used to conclude the All Activity information in a block, and it is all to ultimately generate this block One unified cryptographic Hash of Transaction Information, the change of any transaction information can all make so that Merkle tree changes in block Become.
3, hash value: any burst of data, which is input to SHA256, will obtain one 256 hash values (hashed value).Its Feature: identical data input will obtain identical result.Input data is as long as varying slightly (such as one 1 become 0) To obtain one it is multifarious as a result, and result can not predict in advance.Forward direction calculates and (calculates its corresponding Hash by data Value) it is very easy.Reverse calculating (being commonly called as " cracking ", i.e., calculate its corresponding data by hash value) is extremely difficult, current Being considered under technological constraints can not.
4, cryptographic Hash, the IP address of node and the public key of a upper block proof of work: are subjected to Hash calculation together. Finally you will meet the threshold value of cryptographic Hash.Corresponding difficulty matches, such as first 100 of cryptographic Hash are 0, if you The cryptographic Hash calculated meets this condition, just illustrates that you complete proof of work.
In the prior art, in order to solve the problems such as block chain treatment effeciency is low, power consumption is high, the relatively promotion of mainstream at present The method of processing capacity is allocation methods.It is mainly by being divided into multiple fragments for database and being placed on these fragments On different servers, in the system of the publicly-owned chain of bottom, the transaction on network will be divided into different fragments, by network Different nodes composition.Therefore it may only be necessary to handle sub-fraction input transaction, and by with other nodes on network simultaneously Row processing can be completed largely to verify work.Current allocation methods are mainly the parallel processing energy by multiple networking machines Power is to run, but hardware cost, operation expense also improve accordingly.
Referring to Fig. 1, it show the structural block diagram of the block chain processing framework extended the present invention is based on multichannel chip, the framework It is connected with block chain server, for handling the transaction application of block chain server distribution;Multiple extensions are arranged in the framework Chip, wherein at least one extended chip is connected with block chain server host equipment interface, remaining extended chip is according to tree Shape topological structure mutually cascades, and each extended chip is built-in to handle engine, for handling the transaction Shen for distributing to the extended chip Please.Wherein, which is T layers of tree structure, each extended chip cascade road N extended chip, at M built in each extended chip Engine is managed, M, T, N are the natural number greater than 1;Each processing engine is as extension child node.
Influence block chain performance is handling capacity (transmission speed) and treatment effeciency (processor operational capability), and use is above-mentioned Technical solution is undertaken the transaction calculation process task of block using the extended chip of low-power consumption, shares host CPU resources pressure, To improve the treatment effeciency of host, handling capacity is promoted.The cascade extension process engine for passing through multichannel chip simultaneously, promotes block Chain oncurrent processing ability reduces hardware cost while promoting treatment effeciency;It can reduce power consumption, reduce block chain operation dimension Protect cost.
Referring to fig. 2, it is shown the functional block diagram of extended chip in the present invention, main equipment is also set up in each extended chip and connects Mouthful and from equipment interface with based on principal and subordinate interface protocol realization chip cascade extend;Host device interface is used to cascade next layer of expansion Chip is opened up, it is described to be used to access upper one layer of extended chip from equipment interface.Wherein, processing engine is encryption engine, than Such as execute Hash calculation.In a preferred embodiment, multiple host device interfaces are set in extended chip, so as to reality Existing multichannel chip parallel cascade extension.
The extended chip can support that the road N (N >=2) host device interface agreement will be extended to from the interface protocol of equipment, together When principal and subordinate interface protocol compatible.The chip type extends core including but not limited to multichannel SD interface extended chip, multichannel USB interface Piece, multiplex SATA Interface Expanding chip.The chip can support the functions such as Hash cryptographic calculation, data check.The present invention is based on The extended chip cascades more multichannel chips, according to tree topology knot on original block chain server host equipment interface Structure model extension is the processing framework of multi engine.Server host interface can be SD interface, USB interface, SATA interface etc.. By taking the road the N chip of T floor (T > 3) as an example, processor architecture such as Fig. 1 of block chain is built, wherein the processing engine quantity of single-chip For M, i.e. the chip possesses M Hash crypto engine, can M Transaction Information of parallel processing.Since the principal and subordinate interface of the road N chip is assisted It discusses compatible, therefore, theoretically can ad infinitum be cascaded.
Since the operation of processing engine each in the extension framework is independent of each other, so being realized based on the extension of T floor N road chip Block chain processing framework, can be with transaction application=M* (1+N+N of parallel processing2+…+N(T-2)+N(T-1)).With 5 floor, 4 road chip Processing framework for, each chip can 100 Transaction Informations of parallel processing, then the framework at most simultaneously can be with parallel processing Transaction application be 34100.
Relationship such as following table about the cascade number of plies, extended chip total quantity and expansible engine quantity.
The expansible engine table of table 1
In a preferred embodiment, the chip id of unique identification built in each extended chip, server host generate The load capacity mapping table of the framework is used for memorization COMS clip ID and its engine status, is directly each extended chip point with chip id Apply with transaction and updates the load capacity mapping table;The extended chip first verifies chip id when receiving transaction application, such as Fruit chip ID matches, and handles the transaction application;Otherwise, which is sent to and its cascade next layer of extension core Piece.
Further, the present invention distributes simultaneously tagging chip ID to the chip in framework by management tool, such as according to tree Shape topological structure is successively labeled as 1,1 from top to bottom | and 1,1 | 2 ... 1 | N | N2| 2 ..., while generating in server host should Expansion module can load capacity mapping table.The extension engine of these chips can be used as extension child node, access simultaneously operating space The homologous segment of block chain database.These extension child nodes are grouped, can also be by each chip individually in groups, when transaction, can It is verified with first being reached common understanding by each child node in organizing.Different grouping can dividing and rule with parallelization, to promote block The transaction verification speed of chain.
When node receives a large amount of transaction applications, server host distributes identity ID to Transaction Information, then believes transaction Breath sends multichannel chip expansion module to and is calculated.Identity ID, that is, each extended chip id number, can assign multiple friendships Easy information uses an id number, but is labeled sum to be processed simultaneously preferably no more than the processing engine load of multichannel chip Maximum value is indicated with M in this example.After assigning ID to Transaction Information every time, update that the ID in mapping table corresponds to chip can Load capacity.Since Transaction Information and chip id are bound, it is possible to realize data direct sending, traversal is each when saving transaction each time Chip can load capacity time, to promote processing capacity.
After extended chip receives Transaction Information, identity ID and chip id are verified, is traded by corresponding extended chip Hash value verifying.When same chip group receives a plurality of Transaction Information, common recognition algorithm is first passed through, which transaction determines has to be write Inside to block and carry out signature record.After corresponding chip completes the hash value verifying of transaction, Transaction Information is bundled to correspondence Then block applies for that some chip continues to execute the calculating of proof of work, can also apply for multiple chips to execute this together The proof of work of block calculates, and improves and calculates power.Remaining free chip die can be discharged simultaneously can load capacity mark.Identity school Testing may be performed simultaneously with trading processing, be independent of each other.One multichannel chip can be with a plurality of Transaction Information of synchronization process and block Proof of work calculates, but no more than the processing engine load maximum value of the chip.
After the completion of the proof of work of the block, which is submitted into host server, to the whole network node broadcasts, and After other node checks, formal access block chain after confirming the validity.
Host timing acquisition each chip can load capacity update mapping table.Guarantee each core by maintenance mapping table The information processing frequency of piece remains basically stable, thus avoid certain upper layer nodes chip because high-frequency calculate and damage show As.
In order to solve technical problem of the existing technology, referring to Fig. 3, invention additionally discloses one kind to be expanded based on multichannel chip The block chain processing method of exhibition, comprising the following steps:
Step S1: multiple extension cores are mutually cascaded according to tree topology framework in block chain server host equipment interface Piece;
Step S2: block chain server host accesses in block chain network;
Step S3: the host, which receives the transaction in block chain network, to be applied and assigns it to each in tree topology framework A extended chip;
Step S4: each extended chip processing distributes to the transaction application of the extended chip simultaneously by the non-extended chip Transaction application is sent to and its cascade next layer of extended chip;
Step S5: the backward host feedback result information of each extended chip processing completion.
Further, after host receives the processing result information of each extended chip feedback, Transaction Information is bundled to pair Block is answered, then applies for that some chip continues to execute the calculating of proof of work, can also apply for multiple chips to execute together The proof of work of the block calculates, and improves and calculates power.Discharge remaining free chip die simultaneously can load capacity mark.When the block Proof of work after the completion of, which is submitted into host server, to the whole network node broadcasts, and by other node checks Afterwards, formal access block chain after confirming the validity.
In a preferred embodiment, the chip id of unique identification built in each extended chip, server host generate The load capacity mapping table of the framework is used for memorization COMS clip ID and its engine status, is directly each extended chip point with chip id Apply with transaction and updates the load capacity mapping table;The extended chip first verifies chip id when receiving transaction application, such as Fruit chip ID matches, and handles the transaction application;Otherwise, which is sent to and its cascade next layer of extension core Piece.
In a preferred embodiment, further comprising the steps of:
Block chain server host accesses other servers and obtains block chain information and synchronous block chain last state.
In a preferred embodiment, what host timing monitored each extended chip load capacity and can update load capacity Mapping table guarantees that the information processing frequency of each extended chip remains basically stable by maintenance load capacity mapping table.
The above description of the embodiment is only used to help understand the method for the present invention and its core ideas.It should be pointed out that pair For those skilled in the art, without departing from the principle of the present invention, the present invention can also be carried out Some improvements and modifications, these improvements and modifications also fall within the scope of protection of the claims of the present invention.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, as defined herein General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one The widest scope of cause.

Claims (10)

1. a kind of block chain processing framework based on the extension of multichannel chip, which is characterized in that the framework and block chain server phase Connection, for handling the transaction application of block chain server distribution;Multiple extended chips are arranged in the framework, wherein at least one A extended chip is connected with block chain server host equipment interface, remaining extended chip mutually cascades, each extended chip Built-in processing engine, for handling the transaction application for distributing to the extended chip.
2. the block chain processing framework according to claim 1 based on the extension of multichannel chip, which is characterized in that each extension Host device interface is also set up in chip and from equipment interface to extend based on principal and subordinate interface protocol realization chip cascade;The master sets Standby interface is used to cascade next layer of extended chip, described to be used to access upper one layer of extended chip from equipment interface.
3. the block chain processing framework according to claim 1 or 2 based on the extension of multichannel chip, which is characterized in that each The chip id of unique identification built in extended chip, server host generate the load capacity mapping table of the framework for memorization COMS clip ID and its engine status are directly each extended chip dispensing transaction application with chip id and update the load capacity mapping Table;The extended chip first verifies chip id when receiving transaction application, if chip id matches, handles the transaction application;It is no Then, which is sent to and its cascade next layer of extended chip.
4. the block chain processing framework according to claim 3 based on the extension of multichannel chip, which is characterized in that each extension M processing engine of built-in chip type, wherein M is the natural number greater than 1;Each processing engine can be used as extension child node.
5. the block chain processing framework according to claim 1 or 2 based on the extension of multichannel chip, which is characterized in that this Structure is T layers of tree structure, and each extended chip cascades the road N extended chip, wherein T, N are the natural number greater than 1.
6. the block chain processing framework according to claim 1 or 2 based on the extension of multichannel chip, which is characterized in that described Extended chip realizes multichannel cascade extension using SD interface, USB interface, SATA interface.
7. a kind of block chain processing method based on the extension of multichannel chip, which comprises the following steps:
Step S1: multiple extended chips are mutually cascaded according to tree topology framework in block chain server host equipment interface;
Step S2: block chain server host accesses in block chain network;
Step S3: the host, which receives the transaction in block chain network, to be applied and assigns it to each expansion in tree topology framework Open up chip;
Step S4: each extended chip processing distributes to the transaction application of the extended chip simultaneously by the transaction of the non-extended chip Application is sent to and its cascade next layer of extended chip;
Step S5: the backward host feedback result information of each extended chip processing completion.
8. the block chain processing method according to claim 7 based on the extension of multichannel chip, which is characterized in that each extension The chip id of built-in chip type unique identification, server host generate the load capacity mapping table of the framework for memorization COMS clip ID and Its engine status is directly each extended chip dispensing transaction application with chip id and updates the load capacity mapping table;Institute It states when extended chip receives transaction application and first verifies chip id, if chip id matches, handle the transaction application;Otherwise, will The transaction application is sent to and its cascade next layer of extended chip.
9. the block chain processing method according to claim 7 or 8 based on the extension of multichannel chip, which is characterized in that also wrap Include following steps:
Block chain server host accesses other servers and obtains block chain information and synchronous block chain last state.
10. the block chain processing method according to claim 8 based on the extension of multichannel chip, which is characterized in that host is fixed When monitor each extended chip load capacity and load capacity mapping table can be updated, guaranteed by maintenance load capacity mapping table The information processing frequency of each extended chip remains basically stable.
CN201810838259.1A 2018-07-26 2018-07-26 A kind of block chain processing framework and its method based on the extension of multichannel chip Pending CN109101338A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810838259.1A CN109101338A (en) 2018-07-26 2018-07-26 A kind of block chain processing framework and its method based on the extension of multichannel chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810838259.1A CN109101338A (en) 2018-07-26 2018-07-26 A kind of block chain processing framework and its method based on the extension of multichannel chip

Publications (1)

Publication Number Publication Date
CN109101338A true CN109101338A (en) 2018-12-28

Family

ID=64847530

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810838259.1A Pending CN109101338A (en) 2018-07-26 2018-07-26 A kind of block chain processing framework and its method based on the extension of multichannel chip

Country Status (1)

Country Link
CN (1) CN109101338A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110868289A (en) * 2019-11-13 2020-03-06 深圳前海智安信息科技有限公司 Cipher machine system capable of expanding distributed computation and control response method thereof
CN111290793A (en) * 2020-01-13 2020-06-16 广东胜越智联科技有限公司 Method for initializing MOST network
CN111898164A (en) * 2020-07-02 2020-11-06 武汉纺织大学 Data integrity auditing method supporting tag block chain storage and query
CN112817907A (en) * 2021-02-05 2021-05-18 中国电子科技集团公司第五十八研究所 Interconnected bare chip expansion micro system and expansion method thereof
CN112866025A (en) * 2021-01-14 2021-05-28 公安部第三研究所 Intelligent contract fragment processing method
CN116070240A (en) * 2023-02-03 2023-05-05 广州万协通信息技术有限公司 Data encryption processing method and device of multi-chip calling mechanism

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103401774A (en) * 2013-07-18 2013-11-20 杭州华三通信技术有限公司 Message forwarding method and equipment based on stacking system
CN103942107A (en) * 2014-04-23 2014-07-23 杭州电子科技大学 Distributed encryption system
US20160358253A1 (en) * 2015-06-05 2016-12-08 DiQi, Inc Electronic currency management method and electronic currency system
CN108076133A (en) * 2016-11-17 2018-05-25 成都勤智未来科技有限公司 Number networking
CN108173899A (en) * 2017-11-14 2018-06-15 北京欧链科技有限公司 The information processing method and device of block chain
US10025797B1 (en) * 2018-02-23 2018-07-17 True Return Systems LLC Method and system for separating storage and process of a computerized ledger for improved function

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103401774A (en) * 2013-07-18 2013-11-20 杭州华三通信技术有限公司 Message forwarding method and equipment based on stacking system
CN103942107A (en) * 2014-04-23 2014-07-23 杭州电子科技大学 Distributed encryption system
US20160358253A1 (en) * 2015-06-05 2016-12-08 DiQi, Inc Electronic currency management method and electronic currency system
CN108076133A (en) * 2016-11-17 2018-05-25 成都勤智未来科技有限公司 Number networking
CN108173899A (en) * 2017-11-14 2018-06-15 北京欧链科技有限公司 The information processing method and device of block chain
US10025797B1 (en) * 2018-02-23 2018-07-17 True Return Systems LLC Method and system for separating storage and process of a computerized ledger for improved function

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110868289A (en) * 2019-11-13 2020-03-06 深圳前海智安信息科技有限公司 Cipher machine system capable of expanding distributed computation and control response method thereof
CN111290793A (en) * 2020-01-13 2020-06-16 广东胜越智联科技有限公司 Method for initializing MOST network
CN111898164A (en) * 2020-07-02 2020-11-06 武汉纺织大学 Data integrity auditing method supporting tag block chain storage and query
CN111898164B (en) * 2020-07-02 2024-03-29 武汉纺织大学 Data integrity auditing method supporting label block chain storage and query
CN112866025A (en) * 2021-01-14 2021-05-28 公安部第三研究所 Intelligent contract fragment processing method
CN112817907A (en) * 2021-02-05 2021-05-18 中国电子科技集团公司第五十八研究所 Interconnected bare chip expansion micro system and expansion method thereof
CN116070240A (en) * 2023-02-03 2023-05-05 广州万协通信息技术有限公司 Data encryption processing method and device of multi-chip calling mechanism
CN116070240B (en) * 2023-02-03 2024-03-08 广州万协通信息技术有限公司 Data encryption processing method and device of multi-chip calling mechanism

Similar Documents

Publication Publication Date Title
CN109101338A (en) A kind of block chain processing framework and its method based on the extension of multichannel chip
WO2018149345A1 (en) Data processing method and device
CN103699606B (en) A kind of large-scale graphical partition method assembled with community based on summit cutting
Sun et al. The cost-efficient deployment of replica servers in virtual content distribution networks for data fusion
US9330199B2 (en) Striping of directed graphs and nodes with improved functionality
CN104104621B (en) A kind of virtual network resource dynamic self-adapting adjusting method based on Nonlinear Dimension Reduction
BR112015017876B1 (en) LOAD SHARING METHOD AND LOAD SHARING DEVICE
CN103425746A (en) Real-time financial index market information parallel computing method based on FPGA
Zhang et al. Smarth: Enabling multi-pipeline data transfer in hdfs
WO2019125814A1 (en) Blockchain based information security system and method
CN107070645A (en) Compare the method and system of the data of tables of data
CN110599175A (en) Block processing method and related equipment
CN101771703A (en) Information service system and method
Li et al. Scalable blockchain storage mechanism based on two-layer structure and improved distributed consensus
CN104281636B (en) The concurrent distributed approach of magnanimity report data
CN106681795B (en) Virtual network mapping method for node local topology and available resource capacity
CN117370460A (en) Block chain storage optimization method and device based on double-chain storage
Wang et al. Optimal routing and bandwidth allocation for multiple inter-datacenter bulk data transfers
Di et al. Cost efficient virtual infrastructure mapping using subgraph isomorphism
CN116668135A (en) Block chain consensus method, system and device participated in by mobile edge equipment
TW202315360A (en) Microservice allocation method, electronic equipment, and storage medium
CN112231058A (en) Method and device for creating cloud host by breaking NUMA topological limitation
TWI677220B (en) Method and blocklattice system with sharding mechanism for generating block in blocklattice
CN107193686A (en) Method and apparatus for data backup
Reddy et al. A novel entropy-based dynamic data placement strategy for data intensive applications in Hadoop clusters

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20181228