CN109005170B - Conversion method from RapidIO protocol to FC protocol - Google Patents
Conversion method from RapidIO protocol to FC protocol Download PDFInfo
- Publication number
- CN109005170B CN109005170B CN201810846868.1A CN201810846868A CN109005170B CN 109005170 B CN109005170 B CN 109005170B CN 201810846868 A CN201810846868 A CN 201810846868A CN 109005170 B CN109005170 B CN 109005170B
- Authority
- CN
- China
- Prior art keywords
- protocol
- packet
- rapidio
- module
- transaction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/08—Protocols for interworking; Protocol conversion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/22—Parsing or analysis of headers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Communication Control (AREA)
Abstract
The invention provides a method and a system for converting a RapidIO protocol into an FC protocol, which can complete the combination of Nwrite + Nwrite _ R of the RapidIO and the conversion of Message into Seuqence of FC-AE-ASM, namely, the source, the destination address and the priority field of the RapidIO packet are obtained by searching a protocol conversion table to obtain the corresponding converted field, the necessary packet header replacement in the protocol conversion process is completed to form an FC-AE-ASM packet header, and then the FC-AE-ASM protocol packet is formed by combining the load of the RapidIO packet.
Description
Technical Field
The invention belongs to the technical field of network communication, and particularly relates to a system and a method for converting a RapidIO protocol into an FC protocol.
Background
With the development of modern technologies, the need for realizing high-speed real-time communication between heterogeneous networks is more and more urgent. FC is a high-performance, frame-switching-based 5-layer architecture protocol, an open network channel technology that was initially highly optimized for satisfying transport traffic between servers and storage devices. RapidIO is an interconnection technology based on high-performance packet switching, and the main function is to complete high-speed data transmission among a microprocessor, a DSP, a system memory and peripheral equipment in a node system.
In the prior art, a bridge module is designed between RapidIO and FC to realize the switching between a RapidIO IP core user interface signal and an FC core user interface signal, and the switching part is realized in a FIFO manner. The RapidIO endpoint sends Nwrite packets, which use the data FIFO and command FIFO, respectively, to transfer data and control signals. And finally, connection and communication between the RapidIO endpoint and the FC endpoint are completed. The switching mode does not map the packet header, directly extracts RapidIO packet load and encapsulates the RapidIO packet load into an FC frame, only realizes protocol conversion of a RapidIO packet type, does not check and screen error frames, and directly converts the error frames.
Disclosure of Invention
In view of this, the present invention aims to provide a conversion system and method from the RapidIO protocol to the FC protocol, which implement protocol conversion of various types of packets and resolution and mapping of packet headers by performing transaction error detection, packet header resolution and packet splicing processing on the RapidIO packet, and implement bubble extrusion and packet splicing processing at the same time, thereby improving conversion efficiency.
In order to achieve the purpose, the technical scheme of the invention is realized as follows:
a conversion system from RapidIO protocol to FC protocol comprises a RapidIO protocol packet processing module (LOE _ R), a protocol conversion table look-up module (Match), an FC-AE-ASM protocol packet module (AOE _ T) and a Buffer module (Buffer);
the RapidIO protocol packet processing module (LOE _ R) is used for transaction error detection, packet header analysis and packet splicing processing, the RapidIO protocol packet processing module (LOE _ R) analyzes packet header information, identifies effective transactions, discards invalid transactions, performs packet splicing processing on the load of the effective transactions, and outputs the packet header information of the effective transactions to a Buffer module (Buffer) for storing the load;
the Buffer module (Buffer) outputs the packet header information in the Buffer module to a protocol conversion table look-up module (Match), and simultaneously cuts the packet of the load in the Buffer module according to the maximum length of a single FC-AE-ASM frame, and outputs the cut load to an FC-AE-ASM protocol group package module (AOE _ T);
the protocol conversion table look-up module (Match) converts the packet header information of the RapidIO protocol into the packet header information corresponding to the FC-AE-ASM protocol through a table look-up method, and outputs the packet header information to the FC-AE-ASM protocol package module (AOE _ T);
the FC-AE-ASM protocol package module (AOE _ T) forms an FC-AE-ASM frame header according to a packet header information field output by a protocol conversion table look-up module (Match), a configurable field output by a register and a custom field of the FC-AE-ASM protocol package module (AOE _ T), and combines a load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame.
Further, data transmission is carried out among the RapidIO protocol packet processing module (LOE _ R), the protocol conversion table look-up module (Match), the FC-AE-ASM protocol packet module (AOE _ T) and the Buffer module (Buffer) through a 128-bit AXI-stream bus.
A method for converting a RapidIO protocol into an FC protocol comprises the following steps:
(1) analyzing a packet header and detecting a transaction error, and analyzing the packet header information, identifying an effective transaction in the RapidIO packet, discarding an ineffective transaction, and storing the packet header information of the effective transaction into a Buffer module (Buffer);
(2) the method comprises the following steps of performing packet splicing processing, namely performing packet splicing processing on the load of an effective transaction and storing the load into a Buffer module (Buffer);
(3) table look-up mapping and packet cutting processing, wherein a Buffer module (Buffer) outputs packet header information in the Buffer module to a protocol conversion table look-up module (Match), the protocol conversion table look-up module (Match) converts the packet header information of a RapidIO protocol into packet header information corresponding to an FC-AE-ASM protocol through a table look-up method and outputs the packet header information, and meanwhile, the Buffer module (Buffer) cuts a load in the Buffer module according to the maximum length of a single FC-AE-ASM frame and outputs the packet header information;
(4) and (3) processing the package, forming an FC-AE-ASM frame header according to a packet header information field of a corresponding FC-AE-ASM protocol mapped by a table look-up, a configurable field output by a register and a package custom field, and combining a load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame.
Further, the RapidIO packet includes a Nwrite + Nwrite _ R combination and a Message, the Nwrite + Nwrite _ R combination refers to the RapidIO endpoint sending multiple Nwrite transactions, ending with one Nwrite _ R transaction.
Further, the transaction error detection is processed by a RapidIO protocol packet processing module (LOE _ R), including the following steps:
(11) receiving a RapidIO packet by a RapidIO protocol packet processing module (LOE _ R), extracting packet header information of the RapidIO packet, if the RapidIO packet is a combination of Nwrite + Nwrite _ R, performing a step (12), and if the RapidIO packet is a message, performing a step (13);
(12) in the same Nwrite + Nwrite _ R combination, with the first transaction as a reference, the sourceIDs and destinationIDs of all transactions are corresponding to the same, physical addresses between the packets are continuous, the physical address of the next packet is equal to the physical address of the previous packet plus the number of loaded bytes of the previous packet, and a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the above conditions or not, and performs step (14);
(13) in the same message, on the basis of the first transaction, correspondingly, the sourceIDs and destinationIDs of all the transactions, the mailboxes (mbox) and the letters (letter) are the same, a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the conditions, and a step (14) is carried out;
(14) if the transaction meets the condition, the transaction is a valid transaction, if the transaction does not meet the condition, the transaction is an invalid transaction, and the RapidIO protocol packet processing module (LOE _ R) discards the load of the transaction.
Further, the packet processing is performed by a RapidIO protocol packet processing module (LOE _ R), and includes the following steps:
(21) identifying a byte mask in a payload of the transaction;
(22) moving the valid byte of the payload behind the byte mask to a high bit;
(23) the effective load is pieced into 128 bits and output to a Buffer module (Buffer).
Further, the table lookup mapping process is performed by a protocol conversion table lookup module (Match), which converts the packet header information of the RapidIO protocol into the sourceID and destinationID and priority output corresponding to the FC-AE-ASM protocol by a hash table lookup method.
Further, the group package processing is performed by an FC-AE-ASM protocol group package module (AOE _ T), the FC-AE-ASM protocol group package module (AOE _ T) composes an FC-AE-ASM frame header according to the sourceID and destinationID of the corresponding FC-AE-ASM protocol and the priority, the allocable field of the register output and the custom field of the FC-AE-ASM protocol group package module (AOE _ T) output by the protocol conversion table look-up module (Match), and composes a completed FC-AE-ASM frame by combining the load output by the Buffer module (Buffer).
Compared with the prior art, the system and the method for converting the RapidIO protocol into the FC protocol have the following advantages that:
(1) the system and the method for converting the RapidIO protocol into the FC protocol realize the processing of a two-layer protocol, namely a logic layer of RapidIO and Seuqence of FC-AE-ASM.
(2) The system and the method for converting the RapidIO protocol into the FC protocol realize the conversion from the Nwrite + Nwrite _ R combination and the message into the sequence by taking the combined punch as granularity.
(3) The system and the method for converting the RapidIO protocol to the FC protocol realize the protocol conversion of various types of packets, realize the analysis and mapping of packet headers instead of the bearing (over) of the protocol, realize the bubble extrusion and packet splicing processing and improve the conversion efficiency.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and, together with the description, serve to explain the invention and not to limit the invention. In the drawings:
fig. 1 is a schematic block structure diagram of a system and method for converting a RapidIO protocol into an FC protocol according to an embodiment of the present invention.
Detailed Description
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
In the description of the present invention, it is to be understood that the terms "center", "longitudinal", "lateral", "up", "down", "front", "back", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, indicate orientations or positional relationships based on those shown in the drawings, and are used only for convenience in describing the present invention and for simplicity in description, and do not indicate or imply that the referenced devices or elements must have a particular orientation, be constructed and operated in a particular orientation, and thus, are not to be construed as limiting the present invention. Furthermore, the terms "first", "second", etc. are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first," "second," etc. may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless otherwise specified.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art through specific situations.
The present invention will be described in detail below with reference to the embodiments with reference to the attached drawings.
As shown in fig. 1, the system for converting RapidIO protocol to FC protocol according to the present invention includes a RapidIO protocol packet processing module (LOE _ R), a protocol conversion table look-up module (Match), an FC-AE-ASM protocol package module (AOE _ T), and a Buffer module (Buffer);
the RapidIO protocol packet processing module (LOE _ R) is used for transaction error detection, packet header analysis and packet splicing processing, the RapidIO protocol packet processing module (LOE _ R) analyzes packet header information, identifies effective transactions, discards invalid transactions, performs packet splicing processing on the load of the effective transactions, and outputs the packet header information of the effective transactions to a Buffer module (Buffer) for storing the load;
the Buffer module (Buffer) outputs the packet header information in the Buffer module to a protocol conversion table look-up module (Match), and simultaneously cuts the packet of the load in the Buffer module according to the maximum length of a single FC-AE-ASM frame, and outputs the cut load to an FC-AE-ASM protocol group package module (AOE _ T);
the protocol conversion table look-up module (Match) converts the packet header information of the RapidIO protocol into the packet header information corresponding to the FC-AE-ASM protocol through a table look-up method, and outputs the packet header information to the FC-AE-ASM protocol package module (AOE _ T);
the FC-AE-ASM protocol package module (AOE _ T) forms an FC-AE-ASM frame header according to a packet header information field output by a protocol conversion table look-up module (Match), a configurable field output by a register and a custom field of the FC-AE-ASM protocol package module (AOE _ T), and combines a load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame.
Further, data transmission is carried out among the RapidIO protocol packet processing module (LOE _ R), the protocol conversion table look-up module (Match), the FC-AE-ASM protocol packet module (AOE _ T) and the Buffer module (Buffer) through a 128-bit AXI-stream bus.
The method for converting RapidIO protocol into FC protocol can complete the combination of Nwrite + Nwrite _ R of RapidIO and the conversion of Message to Seuqence of FC-AE-ASM, obtains the corresponding fields of the source, the destination address and the priority field of the RapidIO packet after conversion by searching a protocol conversion table, completes the necessary packet head replacement in the protocol conversion process to form an FC-AE-ASM packet head, and then combines the RapidIO packet load to form an FC-AE-ASM protocol packet, and the method comprises the following steps:
(1) analyzing a packet header and detecting a transaction error, and analyzing the packet header information, identifying an effective transaction in the RapidIO packet, discarding an ineffective transaction, and storing the packet header information of the effective transaction into a Buffer module (Buffer);
(2) the method comprises the following steps of performing packet splicing processing, namely performing packet splicing processing on the load of an effective transaction and storing the load into a Buffer module (Buffer);
(3) table look-up mapping and packet cutting processing, wherein a Buffer module (Buffer) outputs packet header information in the Buffer module to a protocol conversion table look-up module (Match), the protocol conversion table look-up module (Match) converts the packet header information of a RapidIO protocol into packet header information corresponding to an FC-AE-ASM protocol through a table look-up method and outputs the packet header information, and meanwhile, the Buffer module (Buffer) cuts a load in the Buffer module according to the maximum length of a single FC-AE-ASM frame and outputs the packet header information;
(4) and (3) processing the package, forming an FC-AE-ASM frame header according to a packet header information field of a corresponding FC-AE-ASM protocol mapped by a table look-up, a configurable field output by a register and a package custom field, and combining a load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame.
Further, the RapidIO packet includes a Nwrite + Nwrite _ R combination and a Message, the Nwrite + Nwrite _ R combination refers to the RapidIO endpoint sending multiple Nwrite transactions, ending with one Nwrite _ R transaction.
Further, the transaction error detection is processed by a RapidIO protocol packet processing module (LOE _ R), including the following steps:
(11) receiving a RapidIO packet by a RapidIO protocol packet processing module (LOE _ R), extracting packet header information of the RapidIO packet, if the RapidIO packet is a combination of Nwrite + Nwrite _ R, performing a step (12), and if the RapidIO packet is a message, performing a step (13);
(12) in the same Nwrite + Nwrite _ R combination, with the first transaction as a reference, the sourceIDs and destinationIDs of all transactions are corresponding to the same, physical addresses between the packets are continuous, the physical address of the next packet is equal to the physical address of the previous packet plus the number of loaded bytes of the previous packet, and a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the above conditions or not, and performs step (14);
(13) in the same message, on the basis of the first transaction, correspondingly, the sourceIDs and destinationIDs of all the transactions, the mailboxes (mbox) and the letters (letter) are the same, a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the conditions, and a step (14) is carried out;
(14) if the transaction meets the condition, the transaction is a valid transaction, if the transaction does not meet the condition, the transaction is an invalid transaction, and the RapidIO protocol packet processing module (LOE _ R) discards the load of the transaction.
To ensure the correctness of protocol conversion, the message transaction must be sent out in order, i.e., msgseg is incremented from 0.
Further, the packet processing is performed by a RapidIO protocol packet processing module (LOE _ R), and includes the following steps:
(21) identifying a byte mask in a payload of the transaction;
(22) moving the valid byte of the payload behind the byte mask to a high bit;
(23) the effective load is pieced into 128 bits and output to a Buffer module (Buffer).
The payload length of Nwrite, Nwrite _ R, and message transactions are all integer multiples of 8 bytes. There are less than 8 bytes of data in Nwrite and Nwrite _ R transactions, and a byte mask is generated by the writesize and wdptr fields to indicate the valid bytes of data. The AXI-stream bus has a bit width of 128 bits, and performs packet splicing processing in a RapidIO protocol packet processing module (LOE _ R) for effective utilization of a Buffer module (Buffer) and improvement of conversion efficiency. When the packet load is less than 8 bytes, the effective bytes are moved to high position, and the effective load is orderly spliced into 128 bits and output to a Buffer module (Buffer).
The maximum length of a single frame of the FC-AE-ASM is 2096B, so the Buffer module (Buffer) specification is set to width 128 and depth 131.
And a Buffer module (Buffer) stores the load of the RapidIO packet and performs packet cutting processing. When the data in the Buffer module (Buffer) is equal to or more than the maximum load of one FC-AE-ASM frame, outputting a complete packet load to the FC-AE-ASM protocol package module (AOE _ T). And the Buffer module (Buffer) outputs the sourceID, the destinationID and the priority to the protocol conversion table look-up module (Match). And finally, outputting the residual data in the Buffer module (Buffer) to an FC-AE-ASM protocol packet packaging module (AOE _ T) as a complete packet load.
Further, the table lookup mapping process is performed by a protocol conversion table lookup module (Match), which converts the packet header information of the RapidIO protocol into the sourceID and destinationID and priority output corresponding to the FC-AE-ASM protocol by a hash table lookup method.
Further, the group package processing is performed by an FC-AE-ASM protocol group package module (AOE _ T), the FC-AE-ASM protocol group package module (AOE _ T) composes an FC-AE-ASM frame header according to the sourceID and destinationID of the corresponding FC-AE-ASM protocol and the priority, the allocable field of the register output and the custom field of the FC-AE-ASM protocol group package module (AOE _ T) output by the protocol conversion table look-up module (Match), and composes a completed FC-AE-ASM frame by combining the load output by the Buffer module (Buffer).
The key points of the technology of the invention are as follows:
setting Nwrite + Nwrite _ R and message of RapidIO as a combined fist to perform protocol conversion corresponding to a sequence of FC-AE-ASM, analyzing a RapidIO packet header in the conversion process, mapping sourceID, destinationID and priority into corresponding fields of FC-AE-ASM through a hash table lookup to form an FC-AE-ASM frame header, realizing packet error detection and packet splicing of hardware, and improving the conversion efficiency.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
Claims (7)
1. A conversion system from RapidIO protocol to FC protocol is characterized in that: the system comprises a RapidIO protocol packet processing module (LOE _ R), a protocol conversion look-up table module (Match), an FC-AE-ASM protocol packet module (AOE _ T) and a Buffer module (Buffer);
the RapidIO protocol packet processing module (LOE _ R) is used for transaction error detection, packet header analysis and packet splicing processing, the RapidIO protocol packet processing module (LOE _ R) analyzes packet header information, identifies effective transactions, discards invalid transactions, performs packet splicing processing on the load of the effective transactions, and outputs the packet header information of the effective transactions to a Buffer module (Buffer) for storing the load;
the Buffer module (Buffer) outputs the packet header information in the Buffer module to a protocol conversion table look-up module (Match), and simultaneously cuts the packet of the load in the Buffer module according to the maximum length of a single FC-AE-ASM frame, and outputs the cut load to an FC-AE-ASM protocol group package module (AOE _ T);
the protocol conversion table look-up module (Match) converts the packet header information of the RapidIO protocol into the packet header information corresponding to the FC-AE-ASM protocol through a table look-up method, and outputs the packet header information to the FC-AE-ASM protocol package module (AOE _ T);
the FC-AE-ASM protocol package module (AOE _ T) forms an FC-AE-ASM frame header according to a packet header information field output by a protocol conversion table look-up module (Match), a configurable field output by a register and a custom field of the FC-AE-ASM protocol package module (AOE _ T), and combines a load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame;
the method for detecting the error of the transaction by the RapidIO protocol packet processing module (LOE _ R) comprises the following steps:
(11) receiving a RapidIO packet by a RapidIO protocol packet processing module (LOE _ R), extracting packet header information of the RapidIO packet, if the RapidIO packet is a combination of Nwrite + Nwrite _ R, performing a step (12), and if the RapidIO packet is a message, performing a step (13);
(12) in the same Nwrite + Nwrite _ R combination, with the first transaction as a reference, the sourceIDs and destinationIDs of all transactions are corresponding to the same, physical addresses between the packets are continuous, the physical address of the next packet is equal to the physical address of the previous packet plus the number of loaded bytes of the previous packet, and a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the above conditions or not, and performs step (14);
(13) in the same message, on the basis of the first transaction, correspondingly, the sourceIDs and destinationIDs of all the transactions, the mailboxes (mbox) and the letters (letter) are the same, a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the conditions, and a step (14) is carried out;
(14) if the transaction meets the condition, the transaction is a valid transaction, if the transaction does not meet the condition, the transaction is an invalid transaction, and the RapidIO protocol packet processing module (LOE _ R) discards the load of the transaction.
2. The RapidIO protocol to FC protocol conversion system of claim 1, wherein: and data transmission is carried out among the RapidIO protocol packet processing module (LOE _ R), the protocol conversion look-up table module (Match), the FC-AE-ASM protocol packet module (AOE _ T) and the Buffer module (Buffer) through a 128-bit AXI-stream bus.
3. A method for converting RapidIO protocol to FC protocol is characterized in that: the method comprises the following steps:
(1) analyzing a packet header and detecting a transaction error, and analyzing the packet header information, identifying an effective transaction in the RapidIO packet, discarding an ineffective transaction, and storing the packet header information of the effective transaction into a Buffer module (Buffer);
(2) the method comprises the following steps of performing packet splicing processing, namely performing packet splicing processing on the load of an effective transaction and storing the load into a Buffer module (Buffer);
(3) table look-up mapping and packet cutting processing, wherein a Buffer module (Buffer) outputs packet header information in the Buffer module to a protocol conversion table look-up module (Match), the protocol conversion table look-up module (Match) converts the packet header information of a RapidIO protocol into packet header information corresponding to an FC-AE-ASM protocol through a table look-up method and outputs the packet header information, and meanwhile, the Buffer module (Buffer) cuts a load in the Buffer module according to the maximum length of a single FC-AE-ASM frame and outputs the packet header information;
(4) the group packet processing, according to the packet header information field of the corresponding FC-AE-ASM protocol mapped by the table look-up, the configurable field output by the register and the group packet custom field, forming an FC-AE-ASM frame header, and combining the load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame;
wherein the transaction error detection is processed by a RapidIO protocol packet processing module (LOE _ R), comprising the steps of:
(11) receiving a RapidIO packet by a RapidIO protocol packet processing module (LOE _ R), extracting packet header information of the RapidIO packet, if the RapidIO packet is a combination of Nwrite + Nwrite _ R, performing a step (12), and if the RapidIO packet is a message, performing a step (13);
(12) in the same Nwrite + Nwrite _ R combination, with the first transaction as a reference, the sourceIDs and destinationIDs of all transactions are corresponding to the same, physical addresses between the packets are continuous, the physical address of the next packet is equal to the physical address of the previous packet plus the number of loaded bytes of the previous packet, and a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the above conditions or not, and performs step (14);
(13) in the same message, on the basis of the first transaction, correspondingly, the sourceIDs and destinationIDs of all the transactions, the mailboxes (mbox) and the letters (letter) are the same, a RapidIO protocol packet processing module (LOE _ R) judges whether the transactions meet the conditions, and a step (14) is carried out;
(14) if the transaction meets the condition, the transaction is a valid transaction, if the transaction does not meet the condition, the transaction is an invalid transaction, and the RapidIO protocol packet processing module (LOE _ R) discards the load of the transaction.
4. The method for converting RapidIO protocol into FC protocol according to claim 3, characterized in that: the RapidIO packet includes a Nwrite + Nwrite _ R combination and a Message, the Nwrite + Nwrite _ R combination referring to the RapidIO endpoint sending Nwrite transactions ending with one Nwrite _ R transaction.
5. The method for converting RapidIO protocol into FC protocol according to claim 3, characterized in that: the packet splicing processing is processed by a RapidIO protocol packet processing module (LOE _ R), and comprises the following steps:
(21) identifying a byte mask in a payload of the transaction;
(22) moving the valid byte of the payload behind the byte mask to a high bit;
(23) the effective load is pieced into 128 bits and output to a Buffer module (Buffer).
6. The method for converting RapidIO protocol into FC protocol according to claim 3, characterized in that: the table lookup mapping process is performed by a protocol conversion table lookup module (Match), which converts the packet header information of the RapidIO protocol into sourceID and destinationID and priority output of the corresponding FC-AE-ASM protocol by a hash table lookup method.
7. The method for converting RapidIO protocol into FC protocol according to claim 6, characterized in that: the group processing is carried out by an FC-AE-ASM protocol group package module (AOE _ T), the FC-AE-ASM protocol group package module (AOE _ T) forms an FC-AE-ASM frame header according to the sourceID and destinationID of the corresponding FC-AE-ASM protocol output by a protocol conversion table look-up module (Match), the priority, the configurable field output by a register and the custom field of the FC-AE-ASM protocol group package module (AOE _ T), and combines the load output by the Buffer module (Buffer) to form a finished FC-AE-ASM frame.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810846868.1A CN109005170B (en) | 2018-07-27 | 2018-07-27 | Conversion method from RapidIO protocol to FC protocol |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810846868.1A CN109005170B (en) | 2018-07-27 | 2018-07-27 | Conversion method from RapidIO protocol to FC protocol |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109005170A CN109005170A (en) | 2018-12-14 |
| CN109005170B true CN109005170B (en) | 2021-06-08 |
Family
ID=64596531
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810846868.1A Active CN109005170B (en) | 2018-07-27 | 2018-07-27 | Conversion method from RapidIO protocol to FC protocol |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109005170B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109951458B (en) * | 2019-03-05 | 2021-10-08 | 成都成电光信科技股份有限公司 | RapidIO/FC protocol conversion system and method applied to simulation ICP environment |
| CN110138505B (en) * | 2019-03-29 | 2022-03-25 | 中国人民解放军战略支援部队信息工程大学 | CRC calculation method and system for heterogeneous protocol conversion |
| CN110149242B (en) * | 2019-04-25 | 2021-04-02 | 中国人民解放军战略支援部队信息工程大学 | Protocol conversion function verification device and method supporting SRIO and Ethernet |
| CN110225061B (en) * | 2019-06-26 | 2021-12-28 | 天津市滨海新区信息技术创新中心 | Heterogeneous protocol conversion method and device based on flow table driving |
| CN110297797B (en) * | 2019-07-04 | 2021-05-04 | 天津芯海创科技有限公司 | Heterogeneous protocol conversion device and method |
| CN111131535B (en) * | 2019-12-05 | 2022-05-06 | 天津芯海创科技有限公司 | RapidIO dynamic address mapping system |
| CN111147522A (en) * | 2020-01-08 | 2020-05-12 | 中国船舶重工集团公司第七二四研究所 | Multi-channel RocktIO protocol and FC protocol real-time conversion method |
| CN112148651B (en) * | 2020-10-10 | 2022-05-03 | 中国人民解放军国防科技大学 | Enhanced rapidio interconnection device and equipment |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102231675A (en) * | 2011-06-23 | 2011-11-02 | 中国电子科技集团公司第三十四研究所 | Protocol adaptation network element and using method thereof in communication sub-network |
| CN106652552A (en) * | 2016-12-29 | 2017-05-10 | 南威软件股份有限公司 | Parking operation management platform |
| CN107395525A (en) * | 2017-07-27 | 2017-11-24 | 中国船舶重工集团公司第七二四研究所 | A kind of rapidIO network exchange methods of VPX power boards |
| CN108055290A (en) * | 2018-02-07 | 2018-05-18 | 天津芯海创科技有限公司 | Heterogeneous protocol network system and its method for interchanging data |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7493416B2 (en) * | 2003-01-21 | 2009-02-17 | Nextio Inc. | Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture |
-
2018
- 2018-07-27 CN CN201810846868.1A patent/CN109005170B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102231675A (en) * | 2011-06-23 | 2011-11-02 | 中国电子科技集团公司第三十四研究所 | Protocol adaptation network element and using method thereof in communication sub-network |
| CN106652552A (en) * | 2016-12-29 | 2017-05-10 | 南威软件股份有限公司 | Parking operation management platform |
| CN107395525A (en) * | 2017-07-27 | 2017-11-24 | 中国船舶重工集团公司第七二四研究所 | A kind of rapidIO network exchange methods of VPX power boards |
| CN108055290A (en) * | 2018-02-07 | 2018-05-18 | 天津芯海创科技有限公司 | Heterogeneous protocol network system and its method for interchanging data |
Non-Patent Citations (1)
| Title |
|---|
| "FC-AE多协议异构网络桥接及相关软件设计";罗钰凯;《中国优秀硕士学位论文全文数据库信息科技辑》;20151215(第12期);第67-80页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109005170A (en) | 2018-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109005170B (en) | Conversion method from RapidIO protocol to FC protocol | |
| CN106850466B (en) | Method and device for forwarding data packet in time-triggered network | |
| US9077560B2 (en) | Adaptation scheme for communications traffic | |
| JP3682082B2 (en) | Apparatus and method for packet processing in packet switching network and frame processing system for frame relay network | |
| US7751433B2 (en) | Switching apparatus having universal transport of data packet frames | |
| JP3124647B2 (en) | Frame relay module control method | |
| US8705547B2 (en) | Interconnecting network processors with heterogeneous fabrics | |
| EP3573297B1 (en) | Packet processing method and apparatus | |
| CN111212089B (en) | Protocol conversion method for EtherCAT and IPv6 network | |
| US9276853B2 (en) | Hashing of network packet flows for efficient searching | |
| CN107426246A (en) | High-speed data exchange system between ten thousand mbit ethernets and RapidIO agreements based on FPGA | |
| WO2016107122A1 (en) | Method and device for converting between rapidio packet and ethernet packet | |
| CN111131535B (en) | RapidIO dynamic address mapping system | |
| US6101192A (en) | Network router with partitioned memory for optimized data storage and retrieval | |
| CN111277480B (en) | Method and system for discarding high-availability seamless redundant looped network repeat frame | |
| CN102315892A (en) | Data forwarding device, cable fastener plates and data forwarding method | |
| JP2009159513A (en) | Network system, gateway apparatus, data communication method, and program | |
| WO2016123975A1 (en) | Data transmission method and apparatus | |
| CN108614792B (en) | 1394 transaction layer data packet storage management method and circuit | |
| US20060062229A1 (en) | Terminal adapter device capable of performing IEEE1394-to-Ethernet conversion | |
| CN105530247B (en) | The circuit and method of the different DeviceID width of SRIO node Auto-matching based on FPGA | |
| CN109951458B (en) | RapidIO/FC protocol conversion system and method applied to simulation ICP environment | |
| CN1738224B (en) | TDM data and frame format conversion circuit and method , transmission switching system and method | |
| CN102118356A (en) | Message transmission method and transmission device | |
| US20050068956A1 (en) | Scalable packet buffer descriptor management in ATM to ethernet bridge gateway |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |