CN108650146B - DSL single-ended test method and system - Google Patents
DSL single-ended test method and system Download PDFInfo
- Publication number
- CN108650146B CN108650146B CN201810300282.5A CN201810300282A CN108650146B CN 108650146 B CN108650146 B CN 108650146B CN 201810300282 A CN201810300282 A CN 201810300282A CN 108650146 B CN108650146 B CN 108650146B
- Authority
- CN
- China
- Prior art keywords
- test
- port
- line
- selt
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0805—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability
- H04L43/0817—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability by checking functioning
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/50—Testing arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Environmental & Geological Engineering (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a DSL single-end testing method and a system, relating to the technical field of DSL, wherein the method comprises the steps of initializing a DSP chip and a global variable; starting single-end test to obtain a line single-end test value, calibrating the line single-end test value, and storing the obtained calibration value; using the stored calibration value to carry out single-ended test calibration on the test port; carrying out single-end test on the calibrated test port; and creating a polling task for detecting the state of the test port, and sequentially acquiring the state of the test port to finish the test. The invention can efficiently finish the single-end test of the test port.
Description
Technical Field
The invention relates to the technical field of DSL (digital subscriber line), in particular to a DSL single-ended test method and a system.
Background
With the increasing demand of users for high bandwidth, the DSL (Digital Subscriber Line) market has also been rapidly developed, and how to provide installation, maintenance and repair of DSL lines in a most cost-effective manner while providing high bandwidth demand to users becomes a major concern and breakthrough for all equipment suppliers and operators.
The single end test technology is a DSL automatic check technology, which can detect the relevant parameters of the line through the DSL local side equipment without installing the user terminal equipment, wherein the specific detectable relevant parameters comprise the line length, whether the line is composed of a mixed line, whether a bridge branches the line, a line gauge, the line reachable bandwidth, the line attenuation, the line signal-to-noise ratio margin and the like, through regular detection, and the actual measurement values are utilized to establish a corresponding data analysis base, and meanwhile, the measurement values are systematically analyzed, and corresponding DSL service can be provided for potential new users.
Currently, when a DSL service board uses a single-ended test technology, the following operations need to be performed:
(1) in the scenario of not connecting the test cable, a single-ended test operation needs to be performed on all test ports first.
(2) After the single-ended test of all the ports is finished, a command line is manually input to calibrate all the test ports.
(3) And after the calibration is finished, connecting the cable to be tested (the length of the cable to be tested is not less than 100 meters) and carrying out single-end test operation on the test port again.
(4) And (5) finishing the single-ended test to obtain a single-ended test result.
Only through the steps, the complete test of the single-end test can be completed and an accurate test result can be obtained, for a client, the test method needs to invest a large amount of manpower and material resources, the efficiency is low, batch test cannot be carried out, and the time cost is greatly increased.
Disclosure of Invention
Aiming at the defects in the prior art, the invention aims to provide a DSL single-ended test method which can efficiently finish the single-ended test of a test port.
In order to achieve the above purpose, the technical scheme adopted by the invention is that the method comprises the following steps:
initializing a DSP chip and global variables;
starting single-end test to obtain a line single-end test value, calibrating the line single-end test value, and storing the obtained calibration value; using the stored calibration value to carry out single-ended test calibration on the test port;
carrying out single-end test on the calibrated test port;
and creating a polling task for detecting the state of the test port, and sequentially acquiring the state of the test port to finish the test.
On the basis of the technical scheme, the global variables comprise line _ self _ enable, self, line _ port _ enable, port _ self _ calib _ para, line _ self _ result and line _ port _ state;
the line _ selt _ enable represents a single-ended test enable status flag, the selt represents a flag for starting to calculate a single-ended test result and store the single-ended test result, the line _ port _ enable represents a port enable status flag of a test port, and flag values of the line _ selt _ enable, the selt and the line _ port _ enable each include 0 and 1, the flag value 0 represents off, and the flag value 1 represents on;
the port _ selt _ calib _ para is a structure body variable for storing a single-end test calibration value, and the line _ selt _ result is a structure body variable for storing a single-end test result;
and the line _ port _ state represents a port state, is an enumeration type and has a value range of 0-3.
On the basis of the technical scheme, the method also comprises the following steps after the line single-end test value is calibrated:
and storing the obtained calibration value in a global structure body which is applied in advance, then carrying out single-end test calibration on the test port by using the calibration value stored in the global structure body, and then setting the mark value of line _ selt _ enable to be 1.
On the basis of the technical scheme, the method for detecting the state of the test port comprises the following steps of establishing a polling task for detecting the state of the test port and acquiring the state of the test port:
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring the mark values of line _ port _ enable and line _ selt _ enable, and if the mark values of line _ port _ enable and line _ selt _ enable are both 1, restarting the test port and setting the mark value of line _ selt _ enable to be 0;
if the test port state is the single-end test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-end test result, storing the single-end test result in line _ selt _ result, setting the mark value of selt of the test port to be 0, and if the mark value is 0, setting the mark value of selt of the test port to be 1;
if the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, and if the mark value is 0, closing the test port.
On the basis of the technical scheme, the method comprises the following steps after the single-end test is started and before the formal test: judging the opening state of the test port, and if the test port is in the opening state, closing the test port; if the test port is in the closed state, no processing is performed.
The present invention also provides a DSL single-ended test system, comprising:
the initialization module is used for initializing the DSP chip and the global variable;
the calibration module is used for starting single-ended test to obtain a line single-ended test value, calibrating the line single-ended test value, storing the obtained calibration value, and performing single-ended test calibration on the test port by using the stored calibration value;
the single-ended test module is used for carrying out single-ended test on the calibrated test port;
and the state acquisition module is used for creating a polling task for detecting the state of the test port, sequentially acquiring the state of the test port and completing the test.
On the basis of the technical scheme, the global variables comprise line _ self _ enable, self, line _ port _ enable, port _ self _ calib _ para, line _ self _ result and line _ port _ state;
the line _ selt _ enable represents a single-ended test enable status flag, the selt represents a flag for starting to calculate a single-ended test result and store the single-ended test result, the line _ port _ enable represents a port enable status flag of a test port, and flag values of the line _ selt _ enable, the selt and the line _ port _ enable each include 0 and 1, the flag value 0 represents off, and the flag value 1 represents on;
the port _ selt _ calib _ para is a structure body variable for storing a single-end test calibration value, and the line _ selt _ result is a structure body variable for storing a single-end test result;
and the line _ port _ state represents a port state, is an enumeration type and has a value range of 0-3.
On the basis of the technical scheme, after the calibration module calibrates the line single-end test value, the obtained calibration value is stored in a global structure body which is applied in advance, then the calibration value stored in the global structure body is used for carrying out single-end test calibration on the test port, and then the mark value of line _ selt _ enable is set to be 1.
On the basis of the technical scheme, the state acquisition module creates a polling task for detecting the state of the test port, and after acquiring the state of the test port,
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring the mark values of line _ port _ enable and line _ selt _ enable, and if the mark values of line _ port _ enable and line _ selt _ enable are both 1, restarting the test port and setting the mark value of line _ selt _ enable to be 0;
if the test port state is the single-end test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-end test result, storing the single-end test result in line _ selt _ result, setting the mark value of selt of the test port to be 0, and if the mark value is 0, setting the mark value of selt of the test port to be 1;
if the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, and if the mark value is 0, closing the test port.
On the basis of the technical scheme, after the calibration module starts the single-end test and before the formal test, the open state of the test port is judged, and if the test port is in the open state, the test port is closed; if the test port is in the closed state, no processing is performed.
Compared with the prior art, the invention has the advantages that: after a DSP chip and a global variable are initialized, a single-ended test is started to obtain a line single-ended test value, the line single-ended test value is stored after being calibrated, then single-ended test calibration is carried out on a test port by using the stored single-ended test value, single-ended test is carried out on the test port, a polling task for detecting the state of the test port is created, the state of the test port is sequentially obtained, the test is completed, a software mode is adopted, single-ended test calibration is automatically triggered after single-ended test is enabled in batches, and a single-ended test result is calculated and stored at the same time.
Drawings
Fig. 1 is a flowchart of a DSL single-ended test method according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples.
Example 1
Referring to fig. 1, an embodiment provides a DSL single-ended test method, including:
s1: a DSP (Digital Signal Processing) chip and global variables are initialized. The global variables include line _ sell _ enable, sell, line _ port _ enable, port _ sell _ calib _ para, line _ sell _ result, and line _ port _ state.
Wherein line _ selt _ enable represents a single-ended test enable status flag, selt represents a flag for starting to calculate a single-ended test result and store the single-ended test result, line _ port _ enable represents a port enable status flag of a test port, and flag values of line _ selt _ enable, selt, and line _ port _ enable all include 0 and 1, flag value 0 represents off, and flag value 1 represents on; port _ selt _ calib _ para is a structure variable for storing a single-ended test calibration value, and line _ selt _ result is a structure variable for storing a single-ended test result; the line _ port _ state represents a port state, is an enumeration type, and has a value range of 0-3, and specifically, when the value of the line _ port _ state is 0, the line _ port _ state represents that the port state of the test port is that the port is unavailable; when the value of line _ port _ state is 1, the port state of the test port is the configured port and the port is not opened; when the value of line _ port _ state is 2, the port state of the test port is the completion of single-ended test; when the value of line _ port _ state is 3, it indicates that the port state of the test port is signal test.
S2: starting single-end test to obtain a line single-end test value, calibrating the line single-end test value, and storing the obtained calibration value, namely storing the obtained calibration value in port _ selt _ calib _ para; and performing single-ended test calibration on the test port by using the saved calibration value. The line single-ended test values include the line pitch, rate and line attenuation of the line, i.e. the test values associated with the line.
S3: and carrying out single-end test on the calibrated test port.
S4: and creating a polling task for detecting the state of the test port, sequentially acquiring the state of the test port, namely acquiring the value of a global variable line _ port _ state, acquiring the state of the test port according to the value of the line _ port _ state, and completing the test. The method comprises the steps of creating a polling task for detecting the states of the test ports, setting the waiting time of each test port, and sequentially acquiring the states of the test ports, wherein the polling waiting time of each test port is set as a plurality of test ports are provided, and the state of the current test port is acquired when the set waiting time is reached.
The whole port testing process adopts a software automatic control mode, single-ended testing calibration is automatically triggered after single-ended testing is enabled in batches, single-ended testing results are calculated and stored, and the method is high in detection efficiency and strong in operability.
Example 2
The present embodiment provides a DSL single-ended test method, which, based on embodiment 1, further includes the following steps after calibrating a line single-ended test value: and storing the obtained calibration value in a global structure body which is applied in advance, then carrying out single-end test calibration on the test port by using the calibration value stored in the global structure body, and then setting the mark value of line _ selt _ enable to be 1. The line single-end test value is calibrated and then stored in the global structure body, so that the line single-end test value can be conveniently called subsequently.
Example 3
The present embodiment provides a DSL single-ended test method, which, on the basis of embodiment 2, creates a polling task for detecting a test port status, and after obtaining the test port status, further includes the following steps:
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring mark values of line _ port _ enable and line _ selt _ enable, wherein the port is configured and the port is not opened, the port is in a state that the port is configured and the port is closed, if the mark values of the line _ port _ enable and the line _ selt _ enable are both 1, the test port is opened again, the mark value of the line _ selt _ enable is set to be 0, and if the mark values of the line _ port _ enable and the line _ selt _ enable are not 1, the port is closed without any processing.
If the test port state is single-ended test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-ended test result, saving the single-ended test result in line _ selt _ result, then setting the mark value of selt of the test port to 0, if the mark value is 0, setting the mark value of selt of the test port to 1, and here, inverting the mark value of selt of the port is performed in order to ensure that only one complete single-ended test is performed and the test result is obtained, but not repeatedly performed.
If the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, if the mark value is 0, closing the test port, and only under the condition that the port is closed, carrying out single-end test. The signal test is one of the port states, indicating that the test port has been single ended or double ended.
Example 4
This embodiment provides a DSL single-ended test method, which, based on embodiment 1, after initializing a DSP chip and a global variable, includes the following steps after starting a single-ended test and before a formal test: and judging the opening state of the test port, closing the test port if the test port is in the opening state, and not processing if the test port is in the closing state, so that the test accuracy is further ensured.
The DSL single-ended test method of the invention, after initializing DSP chip and global variable, open the single-ended test and get the single-ended test value of the circuit, and keep after calibrating the single-ended test value of the circuit, then use single-ended test value kept to carry on the single-ended test to the test port and calibrate, carry on the single-ended test to the test port, establish the polling task used for detecting the state of the test port finally, obtain the state of the test port sequentially, finish testing, adopt the software way, after enabling the single-ended test in batches, the automatic triggering single-ended test is calibrated, calculate and keep the single-ended test result at the same time, the testing process is simple, the detection efficiency is high, and the operability is strong.
Example 5
The present embodiment provides a DSL single-ended test system based on the above DSL single-ended test method, including an initialization module, a calibration module, a single-ended test module, and a state acquisition module.
The initialization module is used for initializing the DSP chip and global variables; the calibration module is used for starting single-ended test to obtain a line single-ended test value, calibrating the line single-ended test value, storing the obtained calibration value, and performing single-ended test calibration on the test port by using the stored calibration value; the single-end test module is used for carrying out single-end test on the calibrated test port; the state acquisition module is used for creating a polling task for detecting the state of the test port, sequentially acquiring the state of the test port and completing the test.
The global variables include line _ sell _ enable, sell, line _ port _ enable, port _ sell _ calib _ para, line _ sell _ result, and line _ port _ state; line _ selt _ enable represents a single-ended test enable status flag, selt represents a flag for starting calculation and storage of a single-ended test result, line _ port _ enable represents a port enable status flag of a test port, and flag values of line _ selt _ enable, selt, and line _ port _ enable each include 0 and 1, a flag value of 0 represents off, and a flag value of 1 represents on; port _ selt _ calib _ para is a structure body variable for storing a single-ended test calibration value, and line _ selt _ result is a structure body variable for storing a single-ended test result; the line _ port _ state represents a port state, is an enumeration type, and has a value range of 0-3.
After the calibration module calibrates the single-end test value of the line: and storing the obtained calibration value in a global structure body which is applied in advance, then carrying out single-end test calibration on the test port by using the calibration value stored in the global structure body, and then setting the mark value of line _ selt _ enable to be 1.
Example 6
In this embodiment, on the basis of embodiment 5, the state obtaining module creates a polling task for detecting a state of the test port, and after obtaining the state of the test port, the DSL single-ended test system further includes the following steps:
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring the mark values of line _ port _ enable and line _ selt _ enable, and if the mark values of line _ port _ enable and line _ selt _ enable are both 1, restarting the test port and setting the mark value of line _ selt _ enable to be 0;
if the test port state is the single-end test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-end test result, storing the single-end test result in line _ selt _ result, setting the mark value of selt of the test port to be 0, and if the mark value is 0, setting the mark value of selt of the test port to be 1;
if the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, and if the mark value is 0, closing the test port.
The calibration module comprises the following steps after starting the single-end test and before the formal test: judging the opening state of the test port, and if the test port is in the opening state, closing the test port; if the test port is in the closed state, no processing is performed.
The DSL single-ended test system starts a single-ended test to obtain a line single-ended test value after initializing a DSP chip and a global variable, calibrates and stores the line single-ended test value, performs single-ended test calibration on a test port by using the stored single-ended test value, performs single-ended test on the test port, creates a polling task for detecting the state of the test port, sequentially acquires the state of the test port, completes the test, adopts a software mode, automatically triggers the single-ended test calibration after the single-ended test is enabled in batches, and calculates and stores a single-ended test result.
The present invention is not limited to the above-described embodiments, and it will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the principle of the present invention, and such modifications and improvements are also considered to be within the scope of the present invention. Those not described in detail in this specification are within the skill of the art.
Claims (8)
1. A DSL single-ended test method, comprising the steps of:
initializing a DSP chip and global variables;
starting single-end test to obtain a line single-end test value, calibrating the line single-end test value, and storing the obtained calibration value; using the stored calibration value to carry out single-ended test calibration on the test port;
carrying out single-end test on the calibrated test port;
creating a polling task for detecting the state of the test port, sequentially acquiring the state of the test port, and completing the test;
wherein the global variables include line _ selt _ enable, selt, line _ port _ enable, port _ selt _ calib _ para, line _ selt _ result, and line _ port _ state;
the line _ selt _ enable represents a single-ended test enable status flag, the selt represents a flag for starting to calculate a single-ended test result and store the single-ended test result, the line _ port _ enable represents a port enable status flag of a test port, and flag values of the line _ selt _ enable, the selt and the line _ port _ enable each include 0 and 1, the flag value 0 represents off, and the flag value 1 represents on;
the port _ selt _ calib _ para is a structure body variable for storing a single-end test calibration value, and the line _ selt _ result is a structure body variable for storing a single-end test result;
and the line _ port _ state represents a port state, is an enumeration type and has a value range of 0-3.
2. The DSL single-ended test method of claim 1, wherein: the method also comprises the following steps after the single-end test value of the line is calibrated:
and storing the obtained calibration value in a global structure body which is applied in advance, then carrying out single-end test calibration on the test port by using the calibration value stored in the global structure body, and then setting the mark value of line _ selt _ enable to be 1.
3. The DSL single-ended test method according to claim 2, wherein the step of creating a polling task for detecting the status of the test port, after obtaining the status of the test port, further comprises the steps of:
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring the mark values of line _ port _ enable and line _ selt _ enable, and if the mark values of line _ port _ enable and line _ selt _ enable are both 1, restarting the test port and setting the mark value of line _ selt _ enable to be 0;
if the test port state is the single-end test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-end test result, storing the single-end test result in line _ selt _ result, setting the mark value of selt of the test port to be 0, and if the mark value is 0, setting the mark value of selt of the test port to be 1;
if the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, and if the mark value is 0, closing the test port.
4. The DSL single-ended test method of claim 1, wherein: the method comprises the following steps after the single-end test is started and before the formal test: judging the opening state of the test port, and if the test port is in the opening state, closing the test port; if the test port is in the closed state, no processing is performed.
5. A DSL single-ended test system, comprising:
the initialization module is used for initializing the DSP chip and the global variable;
the calibration module is used for starting single-ended test to obtain a line single-ended test value, calibrating the line single-ended test value, storing the obtained calibration value, and performing single-ended test calibration on the test port by using the stored calibration value;
the single-ended test module is used for carrying out single-ended test on the calibrated test port;
the state acquisition module is used for creating a polling task for detecting the state of the test port, sequentially acquiring the state of the test port and completing the test;
wherein the global variables include line _ selt _ enable, selt, line _ port _ enable, port _ selt _ calib _ para, line _ selt _ result, and line _ port _ state;
the line _ selt _ enable represents a single-ended test enable status flag, the selt represents a flag for starting to calculate a single-ended test result and store the single-ended test result, the line _ port _ enable represents a port enable status flag of a test port, and flag values of the line _ selt _ enable, the selt and the line _ port _ enable each include 0 and 1, the flag value 0 represents off, and the flag value 1 represents on;
the port _ selt _ calib _ para is a structure body variable for storing a single-end test calibration value, and the line _ selt _ result is a structure body variable for storing a single-end test result;
and the line _ port _ state represents a port state, is an enumeration type and has a value range of 0-3.
6. The DSL single-ended test system of claim 5, wherein: the calibration module calibrates the single-end test value of the line, stores the obtained calibration value in a global structure body which is applied in advance, then uses the calibration value stored in the global structure body to calibrate the single-end test of the test port, and then sets the mark value of line _ selt _ enable to be 1.
7. The DSL single-ended test system of claim 6, wherein: the state acquisition module creates a polling task for detecting the state of the test port, and after acquiring the state of the test port,
if the test port state is that the port is unavailable, resetting the test port;
if the test port state is that the port is configured and the port is not opened, acquiring the mark values of line _ port _ enable and line _ selt _ enable, and if the mark values of line _ port _ enable and line _ selt _ enable are both 1, restarting the test port and setting the mark value of line _ selt _ enable to be 0;
if the test port state is the single-end test completion, obtaining a mark value of selt of the test port, if the mark value is 1, starting to calculate the single-end test result, storing the single-end test result in line _ selt _ result, setting the mark value of selt of the test port to be 0, and if the mark value is 0, setting the mark value of selt of the test port to be 1;
if the state of the test port is signal test, acquiring a mark value of line _ port _ enable of the test port, if the mark value is 1, restarting the test port, and if the mark value is 0, closing the test port.
8. The DSL single-ended test system of claim 5, wherein: after the calibration module starts the single-end test and before the formal test, judging the starting state of the test port, and if the test port is in the starting state, closing the test port; if the test port is in the closed state, no processing is performed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810300282.5A CN108650146B (en) | 2018-04-04 | 2018-04-04 | DSL single-ended test method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810300282.5A CN108650146B (en) | 2018-04-04 | 2018-04-04 | DSL single-ended test method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108650146A CN108650146A (en) | 2018-10-12 |
| CN108650146B true CN108650146B (en) | 2020-07-07 |
Family
ID=63745649
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810300282.5A Active CN108650146B (en) | 2018-04-04 | 2018-04-04 | DSL single-ended test method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108650146B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103605063A (en) * | 2013-10-23 | 2014-02-26 | 上海华力微电子有限公司 | Port error value feedback system and port error value feedback method for multi-port device testing |
| CN104322044A (en) * | 2012-04-12 | 2015-01-28 | 适应性频谱和信号校正股份有限公司 | SELT and DELT based diagnostic methods and systems for twisted pair telephone lines |
| WO2015148987A1 (en) * | 2014-03-27 | 2015-10-01 | Ikanos Communications, Inc. | Method and apparatus of optimizing an xdsl transceiver configuration using single ended line test (selt) measurement |
| CN105572480A (en) * | 2015-12-24 | 2016-05-11 | 北京航空航天大学 | Method for in-situ test of broadband transmission line parameters of double-conductor type cable |
-
2018
- 2018-04-04 CN CN201810300282.5A patent/CN108650146B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104322044A (en) * | 2012-04-12 | 2015-01-28 | 适应性频谱和信号校正股份有限公司 | SELT and DELT based diagnostic methods and systems for twisted pair telephone lines |
| CN103605063A (en) * | 2013-10-23 | 2014-02-26 | 上海华力微电子有限公司 | Port error value feedback system and port error value feedback method for multi-port device testing |
| WO2015148987A1 (en) * | 2014-03-27 | 2015-10-01 | Ikanos Communications, Inc. | Method and apparatus of optimizing an xdsl transceiver configuration using single ended line test (selt) measurement |
| CN105572480A (en) * | 2015-12-24 | 2016-05-11 | 北京航空航天大学 | Method for in-situ test of broadband transmission line parameters of double-conductor type cable |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108650146A (en) | 2018-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112019279B (en) | Line loss calibration method, device and system and computer readable storage medium | |
| US20150105973A1 (en) | Vehicle network health assessment | |
| CN110908888B (en) | Server testing method and device | |
| CN106888060B (en) | Anti-interference test method and system for wireless communication module | |
| US20090036115A1 (en) | System and method for testing gsm modules | |
| CN104216828A (en) | Testing method for performing function traversal on tested application program | |
| CN103077114A (en) | Automatic testing method based on communication protocol of temperature measuring device | |
| CN111273153A (en) | Automatic testing method, device and system for chip | |
| CN114325534A (en) | Signal testing method, device, equipment and readable storage medium | |
| US20090248348A1 (en) | Reducing Test Time By Downloading Switching Sequences To An Enhanced Switch Unit | |
| CN108650146B (en) | DSL single-ended test method and system | |
| CN111506501B (en) | Method and device for generating test instruction set and electronic equipment | |
| US20040177344A1 (en) | Debugging method for the keyboard controller code | |
| CN111258828A (en) | I2C bus test method, test device and computer readable storage medium | |
| EP1710593A2 (en) | Process for the preparation and automatic performance of sequence of measurements and tests on an electrical installation | |
| CN101452419A (en) | Remote testing system and method based on remote installation technology | |
| CN116302736A (en) | Method and device for testing components of server, electronic equipment and storage medium | |
| CN111812445B (en) | Intelligent capacitor error correction method and device, computer equipment and storage medium | |
| CN115967660A (en) | Method and device for testing CAN protocol conversion, terminal equipment and storage medium | |
| CN108536587A (en) | A kind of automated testing method and system based on Appium | |
| CN113253177A (en) | Calibration method, device, equipment and storage medium based on vector network analyzer | |
| CN111722997B (en) | Abnormality detection method for automated test and computer-readable storage medium | |
| CN104486779A (en) | Slow clock test method for mobile communication terminal and test system thereof | |
| CN112578270A (en) | Test method and device for automatic calibration of reference voltage, storage medium and terminal | |
| CN111654878A (en) | Method, system, electronic device and medium for testing sensitivity of wireless communication module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |