CN108416445B - Design method for quantum real signal storage and quantum circuit realization - Google Patents

Design method for quantum real signal storage and quantum circuit realization Download PDF

Info

Publication number
CN108416445B
CN108416445B CN201810205065.8A CN201810205065A CN108416445B CN 108416445 B CN108416445 B CN 108416445B CN 201810205065 A CN201810205065 A CN 201810205065A CN 108416445 B CN108416445 B CN 108416445B
Authority
CN
China
Prior art keywords
quantum
dimensional
real signal
signal storage
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810205065.8A
Other languages
Chinese (zh)
Other versions
CN108416445A (en
Inventor
黎海生
范萍
夏海英
宋树祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Source Information Technology Co ltd
Original Assignee
Hangzhou Source Information Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Source Information Technology Co ltd filed Critical Hangzhou Source Information Technology Co ltd
Priority to CN201810205065.8A priority Critical patent/CN108416445B/en
Publication of CN108416445A publication Critical patent/CN108416445A/en
Application granted granted Critical
Publication of CN108416445B publication Critical patent/CN108416445B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/20Design optimisation, verification or simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00Quantum computing, i.e. information processing based on quantum-mechanical phenomena

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Geometry (AREA)
  • Computer Hardware Design (AREA)
  • Computational Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Logic Circuits (AREA)

Abstract

The invention provides a storage design method of quantum real signals and quantum circuit realization, and belongs to the field of quantum signal processing. The invention designs a quantum 2-dimensional real signal storage method and a quantum 2-dimensional three-channel real signal storage method by adopting tensor products and quantum superposition states; and a circuit for realizing quantum 2-dimensional real signal storage and a circuit for realizing quantum 2-dimensional three-channel real signal storage are designed. The invention solves the problem of how to store real signals in a quantum system, provides necessary foundation for subsequent quantum signal processing, embodies that the quantum information processing is superior to the traditional signal processing in the aspect of signal storage, and has great significance for the perfection of quantum computing theory and the popularization of application.

Description

Design method for quantum real signal storage and quantum circuit realization
Technical Field
The invention relates to the field of quantum signal processing, in particular to a storage design method of quantum real signals and a quantum implementation circuit.
Background
The quantum signal processing is a product of combining quantum computing and signal processing technologies, and the parallelism and the superposition of the quantum computing are the basis of the quantum signal processing superior to the classical signal processing.
In quantum computing, an information element is represented by a qubit, having two fundamental quantum states |0> and |1>, the fundamental quantum states being referred to simply as the ground states. A qubit can be a linear combination of two ground states, often referred to as a superposition state, which can be expressed as | ψ > ═ a |0> + b |1>, where a and b are two complex numbers.
Tensor products are a method of combining small vector spaces together to form a larger vector space, using symbols
Figure GDA0003462552610000011
And (4) showing. For quantum state | X>,|Y>Can be expressed as:
Figure GDA0003462552610000012
the n-times tensor product for quantum state | X > can be expressed as:
Figure GDA0003462552610000013
a quantum wire may be composed of a sequence of qubit gates, each line representing a connection of the quantum wire in the representation of the quantum wire, the sequence of execution of the quantum wire being from left to right. The qubit gates can be conveniently represented in matrix form, and the single qubit gate can be represented by a 2 x 2 unitary matrix U, i.e. U+U is I, wherein U+Is the conjugate transpose of U and I is the unit matrix. X (NOT gate), H (Hadamard gate) and
Figure GDA0003462552610000014
are three single-quantum-bit gates,
Figure GDA0003462552610000015
is the product of the n tensors of I. The names, symbols and corresponding matrix representations of some basic qubit gates are shown in fig. 1. The most important multi-qubit gate is the controlled U-gate, which is represented by a black dot when the control bit is 1 and a white dot when the control bit is 0, and the name and symbol of the controlled U-gate are shown in fig. 2. The right part in fig. 2 is an equivalent representation of the left part, and
Figure GDA0003462552610000021
according to the IEEE 754 international standard, the specification of 32-bit single-precision floating-point real numbers is shown in table 1. In table 1, sign bit 0 represents a positive number, 1 represents a negative number, ± ∞ represents positive and negative infinity, and NaN represents not a number.
Table 132 bit single precision floating point real number
Sign bit Step code (8 bit) Mantissa (23 bits) Floating point number
0 or 1 0 0 ±0
0 or 1 0 Binary number m different from 0 ±0.m×2-126
0 or 1 k(1≤k≤254) Binary number m ±1.m×2k-127
0 or 1 255 0 ±∞
0 or 1 255 Number other than 0 NaN
Disclosure of Invention
The invention provides a storage design method of quantum real signals, which comprises a quantum 2-dimensional real signal storage design, a quantum 2-dimensional three-channel real signal storage design and a corresponding quantum realization circuit, solves the technical problem that the existing storage method can not store real signals in a quantum system, and simultaneously solves the problem that the traditional storage method needs a large memory, so that the quantum storage of the real signals is realized, and a basic support is provided for other quantum signal processing operations.
The invention solves the problems through the following technical scheme:
the invention designs the single-precision floating-point number representation method of the quantum real signal according to the IEEE 754 international standard by fully utilizing the unique performances of quantum computation such as quantum parallelism, quantum superposition and the like, and constructs the quantum realization circuit of the storage design of the quantum real signal by utilizing the quantum controlled gate and the single-quantum bit gate.
The specific design scheme and steps of the invention are as follows:
a quantum real signal storage and quantum circuit realization design method, the method adopts tensor product and quantum superposition state design quantum 2 dimension real signal storage method and quantum 2 dimension three channel real signal storage method; designing a quantum 2-dimensional real signal storage realization circuit according to a quantum 2-dimensional real signal storage method; and designing a quantum circuit for storing the real signals of the quantum 2-dimensional three-channel according to the real signal storage method of the quantum 2-dimensional three-channel.
In the above scheme, it is preferable that the quantum 2-dimensional real signal storage method is implemented as follows:
storing a single precision floating point number with a 32 qubit quantum state:
Figure GDA0003462552610000031
wherein | S (x, y)>=|Sxy>The sign bit of the bit is stored and,
Figure DEST_PATH_FDA0003462552600000021
the order code is stored in a memory of the mobile terminal,
Figure GDA0003462552610000033
storing mantissas, Sxy,
Figure GDA0003462552610000034
v, x and y are positive numbers;
the storage of the quantum 2-dimensional real signal is represented as
Figure GDA0003462552610000035
Wherein | l (x, y)>Representing the real value of the signal at position (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, the magnitude of the signal being 2n-k×2kAnd k and n are positive integers.
In the above scheme, it is preferable that the implementation circuit design process of the storage of the quantum 2-dimensional real signal is as follows:
the quantum implementation circuit of the quantum 2-dimensional real signal storage design is shown in fig. 3, and the schematic diagram is shown in fig. 4. In FIG. 3, the 0 th virtual frame implementation
Figure GDA0003462552610000036
Where I and H are a quantum unit gate and a Hardmard gate respectively,
Figure GDA0003462552610000037
is a quantum operation symbol;
u in FIG. 3s,UeAnd UmIs NOT gate or unit gate, and is defined as follows
Figure GDA0003462552610000038
Wherein I and X are a quantum unit gate and a quantum not gate respectively,
Figure GDA0003462552610000039
is the XOR operation symbol, | S (x, y)>=|Sxy>The sign bit of the bit is stored and,
Figure GDA00034625526100000310
the order code is stored in a memory of the mobile terminal,
Figure GDA00034625526100000311
storing mantissas, Sxy,
Figure GDA00034625526100000312
v, x and y are positive numbers;
will Us,UeAnd UmFor quantum state |0 respectively>Operation is as follows
Figure GDA0003462552610000041
When t is 0nAt time-1, the (t +1) th virtual box implementation in FIG. 3
Figure GDA0003462552610000042
Therefore, quantum circuit design of quantum 2-dimensional real signal storage is realized.
In the above scheme, a quantum 2-dimensional three-channel real signal storage method is preferred:
the storage of the quantum 2-dimensional three-channel real signal is represented as
Figure GDA0003462552610000043
Wherein
Figure GDA0003462552610000044
Each storing a 2-dimensional real signal, i.e.
Figure GDA0003462552610000045
Here, | l1(x,y)>,|l2(x,y)>,|l3(x,y)>Representing the real values of the three channels of the signal at positions (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, the magnitude of the signal being 2n-k×2kK and n are positive integers;
the quantum implementation circuit of the quantum 2-dimensional three-channel real signal storage design is shown in fig. 5. In the context of figure 5, it is shown,
Figure GDA0003462552610000046
gates are shown in fig. 1, and controlled not gates and controlled H gates are shown in fig. 2, where not gates X and H are two specific U gates, and QRDS is a shorthand line for quantum 2-dimensional real signal storage.
In the above scheme, it is preferable that the quantum line implementation process of the quantum 2-dimensional three-channel real signal storage is as follows: and realizing the circuit realization of the quantum 2-dimensional three-channel real signal storage according to the circuit realization of the quantum 2-dimensional three-channel real signal storage and the quantum 2-dimensional real signal storage.
The invention has the advantages and effects that:
the invention solves the problem of how to store the real signal in the quantum system, and provides a necessary basis for subsequent quantum signal processing. The invention embodies that the quantum information processing is superior to the traditional signal processing in the aspect of signal storage: the quantum 2-dimensional real signal storage method uses n +32 quantum bits to store a quantum with the size of 2nThe real signal of (a); the quantum 2-dimensional three-channel real signal storage method uses n +34 quantum bits to store a signal with the size of 3 multiplied by 2nThe real signal of (2).
Drawings
FIG. 1 is a representation of a basic quantum gate of the present invention;
FIG. 2 is a representation of a multi-qubit gate of the present invention being a controlled U-gate;
FIG. 3 is a quantum implementation circuit diagram of the quantum 2-dimensional real signal storage method of the present invention;
FIG. 4 is a simplified diagram of a quantum implementation circuit diagram of the quantum 2-dimensional real signal storage method of the present invention;
FIG. 5 is a quantum implementation circuit diagram of the quantum 2-dimensional three-channel real signal storage method of the present invention;
FIG. 6 is a quantum implementation circuit diagram of an example of a quantum 2-dimensional real signal storage method of the present invention;
FIG. 7 is a simplified diagram of a quantum implementation circuit diagram of an example of a quantum 2-dimensional real signal storage method of the present invention;
fig. 8 is a quantum implementation circuit diagram of an example of the quantum 2-dimensional three-channel real signal storage method of the present invention.
Detailed Description
The present invention is further illustrated by the following examples.
Quantum 2-dimensional real signal storage design and quantum implementation circuit
Storing a single-precision floating-point number using a 32-qubit quantum state, i.e. storing a single-precision floating-point number
Figure GDA0003462552610000051
Wherein | S (x, y)>=|Sxy>The sign bit of the bit is stored and,
Figure 235836DEST_PATH_FDA0003462552600000021
the order code is stored in a memory of the mobile terminal,
Figure GDA0003462552610000053
storing mantissas, Sxy,
Figure GDA0003462552610000054
Further, the storage of the quantum 2-dimensional real signal is represented as
Figure GDA0003462552610000061
Wherein | l (x, y)>Representing the real value of the signal at position (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, signalHas a size of 2n-k×2kAnd k and n are positive integers.
When | l (x, y)>Quantum 2-dimensional real signal | ψ when an integer of 0 or more and 255 or less is stored2>And storing a gray scale image.
The quantum implementation circuit of the quantum 2-dimensional real signal storage design is shown in fig. 3, and the schematic diagram is shown in fig. 4. In FIG. 3, the 0 th virtual frame implementation
Figure GDA0003462552610000062
Wherein unit gates I and H are shown in figure 1,
Figure GDA0003462552610000063
is a quantum operation symbol.
Us,UeAnd UmThe definition is as follows:
Figure GDA0003462552610000064
wherein the unit gates I and X are as shown in figure 1,
Figure GDA0003462552610000065
is the sign of an XOR operation, Sxy,
Figure GDA0003462552610000066
Is a component of a floating point number, as shown in equation (1).
Will Us,UeAnd UmFor quantum state |0 respectively>Operation is as follows
Figure GDA0003462552610000067
When t is 0nAt time-1, the (t +1) th virtual box implementation in FIG. 3
Figure GDA0003462552610000068
Thus, the 1 st dotted box to the 2 nd dotted box in FIG. 3nThe virtual frames are continuously aligned with the quantum state | ψ in equation (3)>Operation to obtain
Figure GDA0003462552610000069
This illustrates that the quantum circuit in fig. 3 realizes quantum 2-dimensional real signal storage.
For example, a 22 X 2 real signal
Figure GDA0003462552610000071
Can be stored in the following quantum states:
Figure GDA0003462552610000072
the quantum implementation circuit is shown in fig. 6, and the simplified circuit is shown in fig. 7. In fig. 6, each dashed box enables the storage of a signal value at one coordinate.
Quantum 2-dimensional three-channel real signal storage design and quantum implementation circuit
The storage of the quantum 2-dimensional three-channel real signal is represented as
Figure GDA0003462552610000073
Wherein
Figure GDA0003462552610000074
Each storing a 2-dimensional real signal, i.e.
Figure GDA0003462552610000075
Here, | l1(x,y)>,|l2(x,y)>,|l3(x,y)>Representing the real values of the three channels of the signal at positions (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, the magnitude of the signal being 2n-k×2kAnd k and n are positive integers.
When l1(x,y)>,|l2(x,y)>,|l3(x,y)>When an integer greater than or equal to 0 and less than or equal to 255 is stored, respectively, the quantum 2-dimensional three-channel real signal | ψ3>And storing an RGB color image.
The quantum implementation circuit of the quantum 2-dimensional three-channel real signal storage design is shown in fig. 5. In the context of figure 5, it is shown,
Figure GDA0003462552610000081
gates are shown in fig. 1, and controlled not gates and controlled H gates are shown in fig. 2, where not gates X and H are two specific U gates, and QRDS is a shorthand line for quantum 2-dimensional real signal storage.
Corresponding to a real signal of three channels, assuming that signals of three channels are:
V1=V2=V3=V (12)
wherein V1,V2,V3Respectively, the size of three channels is 22The real signal of x 2, V, is shown in equation (10).
This three-channel real signal can be stored in the following quantum states:
Figure GDA0003462552610000082
wherein | S2>As shown in equation (11), its quantum wires are shown in fig. 8. In the context of figure 8 of the drawings,
Figure GDA0003462552610000083
gates are shown in fig. 1, controlled not gates and controlled H gates are shown in fig. 2, when not gates X and H are two specific U gates, and line Q1 is shown in fig. 7.
While the preferred embodiments of the present invention have been described in detail, it is to be understood that the invention is not limited thereto, and that various equivalent modifications and substitutions may be made by those skilled in the art without departing from the spirit of the present invention and are intended to be included within the scope of the present application.

Claims (4)

1. A quantum real signal storage and quantum circuit realization design method is characterized in that a quantum 2-dimensional real signal storage method and a quantum 2-dimensional three-channel real signal storage method are designed by adopting tensor products and a quantum superposition state; designing a quantum 2-dimensional real signal storage realization circuit according to a quantum 2-dimensional real signal storage method; designing a quantum circuit for real signal storage of the quantum 2-dimensional three-channel according to a real signal storage method of the quantum 2-dimensional three-channel;
the quantum 2-dimensional real signal storage method is realized by the following steps:
storing a single precision floating point number with a 32 qubit quantum state:
Figure FDA0003462552600000011
wherein | S (x, y)>=|Sxy>The sign bit of the bit is stored and,
Figure FDA0003462552600000021
the order code is stored in a memory of the mobile terminal,
Figure FDA0003462552600000013
the mantissa is stored in a memory of the memory,
Figure FDA0003462552600000014
v, x and y are positive numbers;
the storage of the quantum 2-dimensional real signal is represented as
Figure FDA0003462552600000015
Wherein | l (x, y)>Representing the real value of the signal at position (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, the magnitude of the signal being 2n-k×2kAnd k and n are positive integers.
2. The method of claim 1, wherein the circuit design process for storing quantum real signals and realizing quantum circuit implementation is as follows:
first, it is realized by H gate
Figure FDA0003462552600000016
Where I and H are a quantum unit gate and a Hardmard gate respectively,
Figure FDA0003462552600000017
is a quantum operation symbol;
Us,Ueand UmThe definition is as follows:
Figure FDA0003462552600000018
wherein I and X are a quantum unit gate and a quantum not gate respectively,
Figure FDA0003462552600000019
is the XOR operation symbol, | S (x, y)>=|Sxy>The sign bit of the bit is stored and,
Figure FDA0003462552600000021
the order code is stored in a memory of the mobile terminal,
Figure FDA0003462552600000022
the mantissa is stored in a memory of the memory,
Figure FDA0003462552600000023
v, x and y are positive numbers;
will Us,UeAnd UmFor quantum state |0 respectively>Operation is as follows
Figure FDA0003462552600000024
The quantum state | psi > in formula (3) is successively operated by controlled NOT gates to obtain
Figure FDA0003462552600000025
Therefore, quantum circuit design of quantum 2-dimensional real signal storage is realized.
3. The method of claim 1, wherein the method comprises: the quantum 2-dimensional three-channel real signal storage method comprises the following steps:
the storage of the quantum 2-dimensional three-channel real signal is represented as
Figure FDA0003462552600000026
Wherein
Figure FDA0003462552600000027
Each storing a 2-dimensional real signal, i.e.
Figure FDA0003462552600000028
Here, | l1(x,y)>,|l2(x,y)>,|l3(x,y)>Representing the real values of the three channels of the signal at positions (x, y) | x>Representing the x-coordinate, | y of the signal>Representing the y-coordinate of the signal, the magnitude of the signalIs as small as 2n-k×2kK and n are positive integers;
by using
Figure FDA0003462552600000029
And the realization circuit of the gate, the controlled NOT gate, the controlled H gate and the quantum 2-dimensional real signal storage realizes the quantum 2-dimensional three-channel real signal storage.
4. The method of claim 3, wherein the method comprises: the quantum circuit realization process of the quantum 2-dimensional three-channel real signal storage is as follows: and realizing the circuit realization of the quantum 2-dimensional three-channel real signal storage according to the circuit realization of the quantum 2-dimensional three-channel real signal storage and the quantum 2-dimensional real signal storage.
CN201810205065.8A 2018-03-13 2018-03-13 Design method for quantum real signal storage and quantum circuit realization Active CN108416445B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810205065.8A CN108416445B (en) 2018-03-13 2018-03-13 Design method for quantum real signal storage and quantum circuit realization

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810205065.8A CN108416445B (en) 2018-03-13 2018-03-13 Design method for quantum real signal storage and quantum circuit realization

Publications (2)

Publication Number Publication Date
CN108416445A CN108416445A (en) 2018-08-17
CN108416445B true CN108416445B (en) 2022-04-29

Family

ID=63131165

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810205065.8A Active CN108416445B (en) 2018-03-13 2018-03-13 Design method for quantum real signal storage and quantum circuit realization

Country Status (1)

Country Link
CN (1) CN108416445B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109740758B (en) * 2019-01-09 2023-04-07 电子科技大学 Quantum computation-based nuclear method
WO2020223850A1 (en) * 2019-05-05 2020-11-12 Supreme Qi Pte Ltd System and method for quantum circuit simulation
CN114444664B (en) * 2022-02-01 2022-10-14 上海图灵智算量子科技有限公司 Attention model and neural network model based on quantum computation

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101118608A (en) * 2007-08-23 2008-02-06 清华大学 Decompose method for arbitrarily quantum bit gate
CN103942753A (en) * 2014-05-04 2014-07-23 华东交通大学 Multi-dimensional quantum colored image geometric transformation design and achieving method
CN103971328A (en) * 2014-05-05 2014-08-06 华东交通大学 Storage, design and implementation method for multi-dimensional quantum gray image and multi-dimensional quantum colorful image
CN105634499A (en) * 2015-12-30 2016-06-01 广东工业大学 Data conversion method based on new short floating point type data
CN107025206A (en) * 2017-04-13 2017-08-08 广西师范大学 A kind of method that quantum Fourier transform realizes quantum wire design

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8671369B2 (en) * 2009-12-08 2014-03-11 University Of Seoul Industry Cooperation Foundation Quantum Karnaugh map
WO2015179753A1 (en) * 2014-05-23 2015-11-26 The Regents Of The University Of Michigan Methods for general stabilizer-based quantum computing simulation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101118608A (en) * 2007-08-23 2008-02-06 清华大学 Decompose method for arbitrarily quantum bit gate
CN103942753A (en) * 2014-05-04 2014-07-23 华东交通大学 Multi-dimensional quantum colored image geometric transformation design and achieving method
CN103971328A (en) * 2014-05-05 2014-08-06 华东交通大学 Storage, design and implementation method for multi-dimensional quantum gray image and multi-dimensional quantum colorful image
CN105634499A (en) * 2015-12-30 2016-06-01 广东工业大学 Data conversion method based on new short floating point type data
CN107025206A (en) * 2017-04-13 2017-08-08 广西师范大学 A kind of method that quantum Fourier transform realizes quantum wire design

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
A novel quantum representation of color digital images;Jianzhi Sang 等;《Quantum Inf Process》;20161228;第16卷(第42期);1-14 *
基于CPU+GPU异构集群的量子计算仿真方法的研究;张珮;《中国优秀博硕士学位论文全文数据库(硕士)信息科技辑》;20170315(第03期);I137-432 *

Also Published As

Publication number Publication date
CN108416445A (en) 2018-08-17

Similar Documents

Publication Publication Date Title
CN108416445B (en) Design method for quantum real signal storage and quantum circuit realization
Li et al. Quantum implementation circuits of quantum signal representation and type conversion
CN108984849B (en) Quantum comparator design method based on quantum superposition state
CN107025206B (en) Method for realizing quantum circuit design by quantum Fourier transform
CN107153632B (en) Method for realizing quantum circuit design by quantum Haar wavelet transform
CN107340993B (en) Arithmetic device and method
Hosny Image representation using accurate orthogonal Gegenbauer moments
US20030126176A1 (en) Apparatus and method for inverting a 4x4 matrix
CN107180013B (en) Method for realizing quantum circuit design by quantum D (4) wavelet transform
CN112424798A (en) Neural network circuit device, neural network processing method, and execution program of neural network
CN108198196B (en) Design and implementation method of quantum image edge detection based on Sobel operator
CN111200716B (en) Precision compensation method, system and storage medium for feature mapping scaling
CN105930128B (en) It is a kind of to realize that large integer multiplication calculates accelerated method using floating number computations
CN115423688A (en) Quantum circuit diagram and quantum color image scaling method based on bilinear interpolation
CN108038548B (en) Quantum line realization method for image binarization
CN106683041B (en) Quantum image miscut method based on NEQR expression
CN111882053B (en) Neural network model compression method based on splicing convolution
CN108932388B (en) Mode 2 based on quantum superposition statenDesign method of subtracter
CN108846483B (en) Design method of modulo-N subtracter without destroying source operand
CN103886542A (en) Method for achieving Arnold image scrambling effect on quantum computer
CN108388948B (en) Design method for type conversion from quantum image to quantum real signal
CN108898228B (en) Quantum adder design method without damaging source operands
CN108255784B (en) Multilayer quantum D (4) Method for realizing quantum circuit design by wavelet packet transformation and inverse transformation
WO2021036361A1 (en) Quantum color image encryption method based on direction modification and circuit
CN108549941B (en) Type conversion design method from quantum real signal to quantum image

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20220406

Address after: Room 529-1 (Office), building D, Champaign, Gongshu District, Hangzhou, Zhejiang 310000

Applicant after: HANGZHOU SOURCE INFORMATION TECHNOLOGY CO.,LTD.

Address before: 541004 Guangxi Normal University, 15, Yucai Road, Qixing District, Guilin, the Guangxi Zhuang Autonomous Region

Applicant before: Guangxi Normal University

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant