CN107633812B - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN107633812B CN107633812B CN201711039436.1A CN201711039436A CN107633812B CN 107633812 B CN107633812 B CN 107633812B CN 201711039436 A CN201711039436 A CN 201711039436A CN 107633812 B CN107633812 B CN 107633812B
- Authority
- CN
- China
- Prior art keywords
- display panel
- compensation
- region
- driving signal
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses a display panel and a display device, wherein compensation wires which are electrically connected with at least part of driving signals in a first area in a one-to-one correspondence mode are arranged in a display area of the first area, and the difference value between the load capacity of each compensation wire and the load capacity of a driving signal wire which is electrically connected correspondingly and the load capacity of one driving signal wire in a second area is equal in an error allowable range, so that the compensation wires are adopted to perform RC compensation on the part of the driving signal wires, the signal delay is the same when the signals are loaded on the driving signal wires in the first area and the second area, and the display uniformity of the display panel can be improved. In addition, the compensation wiring is only arranged in the display area and does not occupy the peripheral non-display area of the display panel, so that the occupied area of the frame area of the display panel can be reduced, and the narrow frame design of the display panel is favorably realized.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display panel and a display device.
background
With the development of display technology, the comprehensive screen has a larger screen occupation ratio and an ultra-narrow frame, and compared with a common display screen, the comprehensive screen can greatly improve the visual effect of a viewer, thereby receiving wide attention. At present, in a display device such as a mobile phone using a full-screen, in order to realize functions of self-photographing, video call, and fingerprint recognition, a front camera, a receiver, a fingerprint recognition area, or a physical key is generally disposed on a front surface of the display device.
In order to realize full-screen display, as shown in the schematic structural diagram of the display panel shown in fig. 1, an intermediate area 1 is generally provided in the display area of the display panel, so that a front camera 10, a headphone 20, and the like are provided in the intermediate area 1. However, due to the arrangement of the middle region 1, the number of pixels in the row where the middle region 1 is located is less than the number of pixels in the row of pixels below the middle region 1, so that the lengths of the gate lines corresponding to the pixels in the row where the middle region 1 is located are different from those of the gate lines corresponding to the pixels in the row below the middle region 1, and further, the load difference between the gate lines in the row corresponding to the middle region 1 and the gate lines in the row below the middle region exists, which results in uneven display.
Disclosure of Invention
The embodiment of the invention provides a display panel and a display device, which are used for solving the problem of uneven display in the prior art.
Accordingly, an embodiment of the present invention provides a display panel, including: a first region and a second region; the first region and the second region respectively include a plurality of pixel units, a plurality of driving signal lines extending in a row direction of the pixel units; wherein the content of the first and second substances,
The load capacity of each driving signal line in the second region is approximately the same, and the load capacity of any one driving signal line in the first region is different from the load capacity of each driving signal line in the second region;
The display panel further includes: the compensation wiring is positioned in the display area of the first area and electrically connected with at least part of the driving signal lines of the first area in a one-to-one correspondence manner; the orthographic projection of each compensation routing wire on the display panel is partially overlapped with the orthographic projection of at least two adjacent pixel units on the display panel.
Correspondingly, the embodiment of the invention also provides a display device which comprises the display panel provided by the embodiment of the invention.
The invention has the following beneficial effects:
According to the display panel and the display device provided by the embodiment of the invention, the compensation wires which are electrically connected with at least part of the driving signals in the first area in a one-to-one correspondence manner are arranged in the display area of the first area, and the difference value between the load capacity of each compensation wire and the load capacity sum of the driving signal wires which are electrically connected correspondingly and the load capacity difference of one driving signal wire in the second area is equal in the error allowable range, so that the compensation wires are adopted to compensate the part of the driving signal wires, and therefore, when the signals are loaded on the driving signal wires in the first area and the second area, the signal delay is the same, and the display uniformity of the display panel can be improved. In addition, the compensation wiring is only arranged in the display area and does not occupy the peripheral non-display area of the display panel, so that the occupied area of the frame area of the display panel can be reduced, and the narrow frame design of the display panel is favorably realized.
Drawings
FIG. 1 is a schematic diagram of a display panel in the prior art;
Fig. 2 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
Fig. 3 is a second schematic structural diagram of a display panel according to an embodiment of the invention;
Fig. 4a is a schematic partial structure diagram of a display panel according to an embodiment of the present invention;
Fig. 4b is a second schematic view of a partial structure of a display panel according to an embodiment of the invention;
fig. 4c is a third schematic view of a partial structure of a display panel according to an embodiment of the present invention;
fig. 5 is a third schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 6a is a fourth schematic structural diagram of a display panel according to an embodiment of the present invention;
FIG. 6b is a fifth schematic view illustrating a structure of a display panel according to an embodiment of the present invention;
Fig. 7 is a sixth schematic structural view of a display panel according to an embodiment of the present invention;
FIG. 8 is a timing diagram of signals provided by an embodiment of the present invention;
Fig. 9 is a seventh schematic structural diagram of a display panel according to an embodiment of the present invention;
Fig. 10 is a schematic structural diagram of a display device according to an embodiment of the invention;
Fig. 11 is a second schematic structural diagram of a display device according to an embodiment of the invention.
Detailed Description
Generally, the gate line has a resistor, and in the display panel, the gate line and other film layers form a coupling capacitor, so that when the gate line transmits a signal to a pixel, the transmitted signal is delayed due to the influence of the resistor of the gate line and a loading amount formed by the coupling capacitor, thereby causing a problem of poor uniformity of the display panel. In order to avoid the display uniformity of the display panel from being poor due to different loading amounts of the gate lines, at present, extra capacitors or resistors are generally disposed in the non-display area around the display panel to make the loading amounts of the gate lines as equal as possible. However, this results in a large space in the non-display area around the display panel, which is not favorable for the narrow frame design of the display panel.
In view of the above, embodiments of the present invention provide a display panel and a display device.
In specific implementation, in the display panel provided in the embodiment of the present invention, the load amount of the driving signal line refers to RC loading of the driving signal line. In actual production preparation, the RC loading of the driving signal line is simulated by software simulation, which is not an absolute value. Therefore, in specific implementation, when the difference between the RC loading corresponding to the two driving signal lines meets the error tolerance, it can be said that the loading amounts of the two driving signal lines are the same.
In order to make the objects, technical solutions and advantages of the present invention clearer, specific embodiments of a display panel and a display device according to an embodiment of the present invention are described in detail below with reference to the accompanying drawings. It should be understood that the preferred embodiments described below are only for illustrating and explaining the present invention and are not to be used for limiting the present invention. And the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
as shown in fig. 2 and 3, a display panel according to an embodiment of the present invention includes: a first region a1 and a second region a 2; the first and second regions a1 and a2 respectively include a plurality of pixel cells 100, a plurality of drive signal lines 200 extending in the row direction of the pixel cells 100; wherein the content of the first and second substances,
The load capacity of each driving signal line 200 in the second region a2 is substantially the same, and the load capacity of any driving signal line 200 in the first region a1 is different from the load capacity of each driving signal line 200 in the second region a 2;
The display panel may further include: the compensation traces 300 are located in the display area of the first area a1 and electrically connected to at least some of the driving signal lines 200 of the first area a1 in a one-to-one correspondence manner; the orthographic projection of each compensation trace 300 on the display panel is partially overlapped with the orthographic projection of at least two adjacent pixel units 100 on the display panel.
According to the display panel provided by the embodiment of the invention, the compensation wires which are electrically connected with at least part of the driving signals in the first area in a one-to-one correspondence manner are arranged in the display area of the first area, and the difference value between the load capacity of each compensation wire and the sum of the load capacities of the driving signal wires which are electrically connected correspondingly and the load capacity of one driving signal wire in the second area is equal in the error allowable range, so that the compensation wires are adopted to perform RC compensation on the part of the driving signal wires, and therefore, when the signals are loaded on the driving signal wires in the first area and the second area, the signal delay is the same, and the display uniformity of the display panel can be improved. In addition, the compensation wiring is only arranged in the display area and does not occupy the peripheral non-display area of the display panel, so that the occupied area of the frame area of the display panel can be reduced, and the narrow frame design of the display panel is favorably realized.
note that, the load amount of each of the driving signal lines in the second region is substantially the same, which means that: the difference in the load amounts of any two drive signal lines in the second region conforms to the error allowance range. The load amount of any one driving signal line in the first region is different from the load amount of each driving signal line in the second region, and the load amounts are as follows: the difference between the load amount of any one of the driving signal lines in the first region and the load amount of each of the driving signal lines in the second region does not conform to the error allowable range.
In a specific implementation, in the display panel provided in the embodiment of the present invention, an orthogonal projection of each compensation trace on the display panel is partially overlapped with an orthogonal projection of at least two adjacent pixel units on the display panel, so that the compensation trace can be disposed in the display area, the length of the compensation trace can be longer, the accuracy of a load amount required to be set by the compensation trace is higher, and a wiring process for preparing the compensation trace can be simplified.
In a specific implementation, the display panel provided in the embodiment of the present invention further includes a substrate on which the pixel units and the driving signal lines are disposed. The substrate may be a glass substrate, a flexible substrate, a silicon substrate, or the like, and is not limited thereto. When the display panel is applied to a display device, a camera, a headphone, and the like are generally disposed, so in order to dispose the camera, the headphone, and the like, in a specific implementation, in the display panel provided in the embodiment of the present invention, as shown in fig. 2, the first region a1 may include a middle region a11, and a first sub-region a12 and a second sub-region a13 which are separated by the middle region a 11. The middle area a11 may be a hollow-out area of a substrate in a display panel. In an actual manufacturing process, the middle area a11 is a hollowed-out area by cutting off the middle area of the substrate, so as to be used for arranging a camera, an earphone and the like in the display device. Of course, the middle area a11 may not be cut, but be used as a protective cover for a camera, an earpiece, and the like, in which case, the middle area a11 may be configured as a non-hollow area. In addition, in order to make these devices work normally, the non-hollow-out area can also be set as a transparent display area or a non-display area. Of course, the specific setting of the middle area of the display panel needs to be set according to the actual application environment of the display panel, and is not limited herein.
Of course, it is also possible to dispose a camera, a headphone, or the like at other positions of the display device and dispose at least one of four corners of the display panel in an arc shape to further increase the screen occupation ratio. Alternatively, when the display panel is applied to a smart wearable display device, such as a smart watch, the first region of the display panel may not include an intermediate region, as shown in fig. 3, the number of pixel cells 100 per row in the second region a2 is the same, the number of pixel cells 100 in the first region a1 is less than the number of pixel cells 100 in the second region a2, and a zigzag arrangement pattern is formed at the edge of each row of pixel cells 100 in the first region a1 such that the load amount of any one driving signal line 200 within the first region a1 is different from the load amount of each driving signal line 200 within the second region a 2.
in practical applications, as shown in fig. 3, the length difference between the portion of the driving signal line 200 of the first region a1 close to the second region a2 and the driving signal line 200 in the second region a2 is not large, and therefore, the difference between the load amounts of the portion of the driving signal line 200 of the first region a1 close to the second region a2 and the driving signal line 200 in the second region a2 is not in accordance with the error allowable range, but is small, so that the difference in influence on the delay of signal transmission is small, and the influence on the display uniformity is small, and the influence is not large when viewed by human eyes. Therefore, in the display panel according to the embodiment of the invention, as shown in fig. 3, each of the compensation traces 300 is electrically connected to the driving signal lines 200 of the first area a1 far from the second area a2 in a one-to-one correspondence manner. That is, the compensation trace 300 is disposed only for the portion of the driving signal line 200 in the first area a1 far from the second area a2 for RC compensation.
Certainly, in order to ensure the uniformity of the load of each driving signal line in the display panel, in the display panel provided in the embodiment of the present invention, as shown in fig. 2, each compensation trace 300 is electrically connected to the driving signal lines 200 in the first area a1 in a one-to-one correspondence manner. Namely, each driving signal line 200 in the first area a1 is electrically connected to one compensation trace 300.
In specific implementation, the display panel provided by the embodiment of the invention can be a liquid crystal display panel; alternatively, the display panel may be an electroluminescent display panel. Among them, a liquid crystal display panel is generally provided with a plurality of pixel electrodes and thin film transistors connected to the pixel electrodes. The thin film transistor provides voltage for the pixel electrode, and then an electric field formed between the pixel electrode and the common voltage on the common electrode drives liquid crystal molecules to deflect, so that the emission or shielding of light is controlled, and the display function is realized. In an electroluminescent display panel, a plurality of electroluminescent diodes and a pixel driving circuit connected to each of the electroluminescent diodes are generally provided. A typical pixel driving circuit includes a plurality of transistors, and the electroluminescent device can be driven to emit light through interaction of the transistors, so as to realize a display function.
Specifically, whether the display panel is used as a liquid crystal display panel or an electroluminescent display panel, a driving circuit for driving the display panel to emit light is generally disposed in the display panel, and the driving circuit generally includes a transistor and a storage capacitor. Specifically, when the display panel is used as a liquid crystal display panel, the driving circuit supplies a control signal to the thin film transistor in the display region so that the thin film transistor supplies a voltage to the pixel electrode. When the display panel is used as an electroluminescent display panel, the driving circuit generally provides signals to the pixel driving circuit in the display area to control the pixel driving circuit to drive the electroluminescent device to emit light, thereby implementing the display function. Therefore, the arrangement of the transistor and the storage capacitor is very important regardless of the liquid crystal display panel or the electroluminescence display panel. Therefore, in the above display panel provided in the embodiment of the present invention, as shown in fig. 4a to 4c, the display panel further includes a transistor 400, and the transistor 400 may include: the semiconductor device includes a gate electrode 410, an active layer 420 insulated from the gate electrode 410, and a source electrode 431 and a drain electrode 432 insulated from the gate electrode 410 and electrically connected to the active layer 420. And a metal electrode layer 500 insulated from both the source 431 and the drain 432 is further arranged between the layer where the source 431 and the drain 432 of the transistor 400 are located and the layer where the gate 410 is located, and an orthogonal projection of the metal electrode layer 500 on the substrate and an orthogonal projection of the gate 410 on the substrate have at least a partial overlapping region, and the overlapping region forms a storage capacitor. The metal electrode layer 500 may serve as a first electrode of the storage capacitor, and the gate electrode 410 in the overlap region may serve as a second electrode of the storage capacitor. Of course, the specific structure of the storage capacitor may also be implemented in other ways, and is not limited herein.
The following describes the related arrangement of the compensation traces by embodiments.
The first embodiment,
In a specific implementation, in the display panel provided in the embodiment of the invention, as shown in fig. 2 and fig. 3, the compensation trace 300 may extend along the row direction of the pixel unit 100, and the length of the compensation trace 300 in the row direction is at least not less than the width of two adjacent pixel units 100 along the row direction. This allows the compensation tracks to be arranged in a straight line in the row direction of the display area. Of course, in practical applications, since it is necessary to make the difference between the sum of the load amount of the compensation trace and the load amount of the electrically connected driving signal line and the load amount of the driving signal line in the second region a2 satisfy the error allowable range, the length of the compensation trace 300 in the row direction may be the same as the width of two adjacent pixel units 100 in the row direction, or the length of the compensation trace 300 in the row direction may also be the same as the width of three, four, or five adjacent … pixel units 100 in the row direction. Therefore, the relationship between the length of the compensation trace 300 in the row direction and the width of the pixel unit 100 needs to be designed and determined according to the specific application environment, and is not limited herein. The term "identical" as used above means the same as recognized within the allowable error range, and is not absolutely identical.
in the display panel, the driving signal line is generally used for transmitting a control signal to the gate of the transistor, and therefore, in the display panel provided by the embodiment of the invention, as shown in fig. 4a to 4c, the driving signal line 200 and the gate 410 of the transistor 400 may be arranged in the same layer and material as each other. Thus, the patterns of the driving signal line 200 and the gate 410 in the transistor 400 can be formed simultaneously by one-time composition process, so that the preparation process flow can be simplified, the production cost can be saved, and the production efficiency can be improved.
In a specific implementation, in the display panel provided in the embodiment of the invention, as shown in fig. 4a, each of the compensation traces 300 may be disposed in the same layer and material as the driving signal line 200. Thus, the patterns of the driving signal line 200 and the compensation trace 300 can be formed by adopting a one-time composition process without adding an additional process for preparing the compensation trace 300, so that the preparation process flow can be simplified, the production cost can be saved, and the production efficiency can be improved. In addition, through holes do not need to be arranged, and the preparation process is further simplified.
In a specific implementation, in the display panel provided in the embodiment of the present invention, each of the compensation traces may also be made of the same material as one electrode of the storage capacitor in the same layer and be insulated from each other. Specifically, as shown in fig. 4b, the compensation trace 300 and the first electrode of the storage capacitor, i.e., the metal electrode layer 500, are disposed in the same layer and the same material and are insulated from each other. Thus, the patterns of the metal electrode layer 500 and the compensation trace 300 can be formed by adopting a one-step composition process without adding an additional process for preparing the compensation trace 300, so that the preparation process flow can be simplified, the production cost can be saved, and the production efficiency can be improved. In order to electrically connect the compensation trace 300 and the driving signal line 200, a via hole penetrating through an insulating layer between the driving signal line 200 and the metal electrode layer 500 needs to be provided to electrically connect the compensation trace and the driving signal line.
Certainly, when the gate in the overlapping region is used as the second electrode of the storage capacitor, the compensation trace is made of the same material as the gate of the transistor in the same layer and is insulated from the gate of the transistor, which is equivalent to the compensation trace and the driving signal line being made of the same material in the same layer.
example II,
In specific implementation, in the display panel provided in the embodiment of the present invention, as shown in fig. 5, the compensation trace 300 may also extend along the column direction of the pixel unit 100, and the length of the compensation trace 300 in the column direction is at least not less than the width of two adjacent pixel units 100 along the column direction. This may take the form of a straight line, with the compensation tracks 300 being arranged in the column direction of the display area. Of course, in practical applications, since it is necessary to make the difference between the sum of the load amount of the compensation trace 300 and the load amount of the electrically connected driving signal line 200 and the load amount of the driving signal line 200 in the second region a2 satisfy the error allowable range, the length of the compensation trace 300 in the column direction may be the same as the width of two adjacent pixel units 100 in the column direction, or the length of the compensation trace 300 in the column direction may be the same as the width of three, four, or five adjacent … pixel units 100 in the column direction. Therefore, the relationship between the length of the compensation trace 300 in the column direction and the width of the pixel unit 100 needs to be designed and determined according to the specific application environment, and is not limited herein. The term "identical" as used above means the same as recognized within the allowable error range, and is not absolutely identical.
In a specific implementation, data signals are generally input through the data lines to perform different color display, and in the display panel provided in the embodiment of the present invention, as shown in fig. 4c, the display panel may further include: since the data line 600 is used to input a data signal to the source 431 of the transistor through the data line 600, the data line 600 is generally formed of the same material as the source 431 of the transistor.
Further, in a specific implementation, in the display panel provided in the embodiment of the invention, as shown in fig. 4c, each of the compensation traces 300 may be made of the same material as the data line 600 in the same layer and are insulated from each other. That is, the compensation traces 300 and the source 431 of the transistor 400 are disposed in the same layer and the same material and are insulated from each other. Thus, the data line 600, the source 431 and the drain 432 of the transistor 400 and the pattern of the compensation trace 300 can be formed by adopting a one-time composition process without adding an additional process for preparing the compensation trace 300, so that the preparation process flow can be simplified, the production cost can be saved, and the production efficiency can be improved. In order to electrically connect the compensation trace 300 to the driving signal line 200, a via hole penetrating through an insulating layer between the driving signal line 200 and the data line 600 is also required to be provided so as to be electrically connected through the via hole.
example III,
In particular, whether the display panel is used as a liquid crystal display panel or an electroluminescent display panel, it is common to use gate lines to transmit control signals to the gates of the transistors to drive the transistors to input data signals. In specific implementation, in the display panel provided in the embodiment of the present invention, as shown in fig. 6a, the driving signal line may include a gate line Scan. Alternatively, in an electroluminescent display panel, a light emission control signal line is generally used to transmit a light emission control signal to a gate of a transistor to drive and control an electroluminescent device to emit light. As shown in fig. 6b, the driving signal line may include a light emission control signal line Emit. Of course, the driving signal line may include a gate line and a light emitting control signal line, which is not limited herein.
In specific implementation, when the driving signal line includes the gate line Scan, in the display panel provided in the embodiment of the present invention, as shown in fig. 7, the display panel may further include: a switching transistor M0 connected between each compensation trace 300 and the corresponding gate line Scan, and a conduction control circuit 700 having a plurality of cascaded first shift registers sr (n) (1, 2, 3 …); the grid electrode of each switch transistor M0 is respectively and electrically connected with a first shift register SR (n); the first shift register sr (n) is used for controlling the electrically connected switching transistor M0 to be turned on when the corresponding gate line Scan transmits the gate turn-on signal. Specifically, taking a gate line Scan as an example, when the signal Scan shown in fig. 8 is transmitted on the gate line Scan, the low-potential signal in the signal Scan is the gate-on signal, and the high-potential signal in the signal Scan is the gate-off signal. When the gate line Scan transmits the gate start signal, the electrically connected switching transistor M0 is turned on, so that the gate start signal is transmitted to the compensation trace 300, and thus when the gate start signal is transmitted on each gate line Scan, the loads corresponding to the gate start signal are approximately the same, and the attenuation delay of the gate start signal is approximately the same, thereby improving the display uniformity of the display panel. In addition, the switching transistor M0 is turned off when the gate line Scan transmits a gate turn-off signal, so that the compensation trace 300 floats, and therefore, the influence of the signal on the compensation trace 300 and the coupling capacitance generated by other films on the signals on other gate lines can be avoided.
in specific implementation, as shown In fig. 7 and fig. 9, the input signal terminal In of the first stage first shift register SR (1) In the conduction control circuit 700 is electrically connected to the frame trigger signal terminal STV, so as to start outputting a signal according to the signal of the frame trigger signal terminal STV for performing a control operation. And the input signal ends In of the other first shift registers are connected with the output signal end Out of the shift register of the previous stage so as to realize cascade output signals.
Further, in specific implementation, when the driving signal line includes the gate line Scan, as shown in fig. 9, the display panel may further include: a plurality of emission control signal lines Emit located in the first region a 1; moreover, the compensation trace may be a light emission control signal line Emit, and when the gate line Scan loads the gate start signal, the light emission control signal loaded by the light emission control signal line Emit electrically connected to the gate line Scan through the switching transistor M0 is at the same potential as the gate start signal. Specifically, taking a gate line Scan as an example, when the signal Scan shown in fig. 8 is transmitted on the gate line Scan, the light emission control signal loaded on the light emission control signal line Emit electrically connected to the gate line Scan is the signal Emit shown in fig. 8, that is, the low potential signal in the signal Scan corresponds to the low potential signal in the signal Emit, so that the signal loaded on the light emission control signal line Emit is not affected, and the display panel normally drives and displays. Of course, in practical implementation, the display panel further includes a plurality of light emission control signal lines in the second region.
In general, when a gate-on signal is applied to one row of the gate lines Scan, a signal having a potential opposite to that of the gate-on signal is applied to the emission control signal line Emit corresponding to the current row, and the emission control signals are generally input line by line, so that the potential of the signal applied to the emission control signal line Emit in the next row is opposite to that of the gate-on signal applied to the gate line Scan in the current row. Therefore, in specific implementation, when the compensation trace is the light emitting control signal line Emit, as shown in fig. 9, the light emitting control signal line Emit as the compensation trace may be electrically connected to the last row of the gate line Scan. Thus, the gate-on signal loaded on the gate line Scan in the row can be transmitted to the emission control signal line Emit in the next row, so that the influence between signals can be avoided.
In a specific implementation, the turn-on control circuit may be multiplexed as the light-emitting driving circuit of the first region. Thus, the circuit arrangement can be reduced, and the preparation process is further simplified. Moreover, the electrical connection manner of the turn-on control circuit and the light-emitting control signal line at this time needs to be set according to a rule that the switch transistor electrically connected to the first shift register is controlled to be turned on when the corresponding gate line transmits the gate-on signal, and the gate line is loaded with the light-emitting control signal loaded by the light-emitting control signal line connected to the switch transistor and the potential of the gate-on signal are the same, which is not described herein again.
Further, in a specific implementation, the display panel may further include: a second light-emitting drive circuit located in the second region and having a plurality of second shift registers connected in cascade; the input signal end of the first stage second shift register in the second light-emitting drive circuit is electrically connected with the output signal end of the last stage first shift register in the first light-emitting drive circuit. This makes it possible to load the light emission control signal lines with turn-on signals in sequence.
In practical implementation, the turn-on control circuit 700 may also be multiplexed as a gate driving circuit of the first region a 1. Thus, the circuit arrangement can be reduced, and the preparation process is further simplified. Moreover, the number of the first shift registers in the on-state control circuit 700 is not less than the number of the compensation traces 300, so that each first shift register is electrically connected to at least one gate line Scan correspondingly, so as to Scan the pixel units line by line. In addition, in specific implementation, the compensation trace 300 and the gate line Scan electrically connected to each other may be electrically connected to the same first shift register sr (n) _1, so that when the gate line Scan transmits the gate on signal, the electrically connected switching transistors M0 may be turned on simultaneously.
Further, in a specific implementation, the display panel may further include: a second gate driving circuit located in the second region and having a plurality of cascaded third shift registers; and the input signal end of the first stage third shift register in the second grid driving circuit is electrically connected with the output signal end of the last stage first shift register in the first grid driving circuit. This allows the gate lines to be sequentially loaded with gate-on signals.
based on the same inventive concept, the embodiment of the invention further provides a display device, which comprises the display panel provided by the embodiment of the invention. The principle of the display device to solve the problem is similar to the display panel, so the implementation of the display device can be referred to the implementation of the display panel, and repeated details are not repeated herein.
In practical implementation, the display device provided in the embodiment of the present invention may be a full-screen mobile phone as shown in fig. 10 and 11. In the cellular phone shown in fig. 10, the display panel has a middle area a11, and one or a combination of a camera, an earpiece, a light sensor, a distance sensor, an iris recognition sensor, and a fingerprint recognition sensor may be provided in the middle area a 11. Of course, the above-mentioned devices may also be disposed at other positions of the mobile phone, such as the side or the back of the middle frame of the mobile phone, and the display panel may not be disposed in the middle area a11, i.e. the full-screen mobile phone as shown in fig. 11. Of course, the display device provided in the embodiment of the present invention may also be: any product or component with a display function, such as a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like. Other essential components of the display device are understood by those skilled in the art, and are not described herein or should not be construed as limiting the invention.
According to the display panel and the display device provided by the embodiment of the invention, the compensation wires which are electrically connected with at least part of the driving signals in the first area in a one-to-one correspondence manner are arranged in the display area of the first area, and the difference value between the load capacity of each compensation wire and the load capacity sum of the driving signal wires which are electrically connected correspondingly is equal to the load capacity of one driving signal wire in the second area within the error allowable range, so that the compensation wires are adopted to perform RC compensation on the part of the driving signal wires, and therefore, when the signals are loaded on the driving signal wires in the first area and the second area, the signal delay is the same, and the display uniformity of the display panel can be improved. In addition, the compensation wiring is only arranged in the display area and does not occupy the peripheral non-display area of the display panel, so that the occupied area of the frame area of the display panel can be reduced, and the narrow frame design of the display panel is favorably realized.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (14)
1. A display panel, comprising: a first region and a second region; the first region and the second region respectively include a plurality of pixel units, a plurality of driving signal lines extending in a row direction of the pixel units; wherein the content of the first and second substances,
The load capacity of each driving signal line in the second region is approximately the same, and the load capacity of any one driving signal line in the first region is different from the load capacity of each driving signal line in the second region;
the display panel further includes: the compensation wiring is positioned in the display area of the first area and electrically connected with at least part of the driving signal lines of the first area in a one-to-one correspondence manner; the orthographic projection of each compensation routing wire on the display panel is partially overlapped with the orthographic projection of at least two adjacent pixel units on the display panel;
The driving signal line includes a gate line and/or a light emission control signal line.
2. the display panel of claim 1, wherein each of the compensation traces is electrically connected to the driving signal lines of the first region far from the second region in a one-to-one correspondence.
3. The display panel of claim 1, wherein each of the compensation traces is electrically connected to the driving signal lines of the first region in a one-to-one correspondence.
4. The display panel according to claim 1, wherein the compensation traces extend along a row direction of the pixel units, and a length of the compensation traces along the row direction is at least not less than a width of two adjacent pixel units along the row direction.
5. The display panel of claim 4, wherein each of the compensation traces and the driving signal lines are disposed in the same layer and material.
6. The display panel of claim 4, wherein the display panel further comprises: and the compensation wires and one electrode of the storage capacitor are made of the same material and are insulated from each other.
7. the display panel according to claim 1, wherein the compensation traces extend along a column direction of the pixel units, and a length of the compensation traces in the column direction is at least not less than a width of two adjacent pixel units along the column direction.
8. The display panel of claim 7, wherein the display panel further comprises: and the compensation routing and the data line are made of the same material on the same layer and are arranged in an insulated mode.
9. the display panel of claim 1, wherein the display panel further comprises: the switch transistor is connected between each compensation routing wire and the corresponding grid line, and the conduction control circuit is provided with a plurality of cascaded first shift registers;
the grid electrode of each switch transistor is electrically connected with a first shift register; the first shift register is used for controlling the switching transistors which are electrically connected to be conducted when the corresponding grid lines transmit grid opening signals.
10. the display panel according to claim 9, wherein the display panel further comprises: a plurality of light emission control signal lines located in the first region;
The compensation wiring is a light-emitting control signal line, and when the grid line is loaded with a grid opening signal, the grid line is loaded with a light-emitting control signal through the light-emitting control signal line connected with the switch transistor, and the potential of the light-emitting control signal is the same as that of the grid opening signal.
11. The display panel of claim 10, wherein the light emitting control signal line as the compensation trace is electrically connected to the previous row of gate lines.
12. The display panel according to claim 9, wherein the turn-on control circuit is multiplexed as a light-emission drive circuit of the first region.
13. The display panel according to claim 9, wherein the turn-on control circuit is multiplexed as a gate driving circuit of the first region.
14. A display device characterized by comprising the display panel according to any one of claims 1 to 13.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711039436.1A CN107633812B (en) | 2017-10-30 | 2017-10-30 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711039436.1A CN107633812B (en) | 2017-10-30 | 2017-10-30 | Display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107633812A CN107633812A (en) | 2018-01-26 |
| CN107633812B true CN107633812B (en) | 2019-12-10 |
Family
ID=61106385
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711039436.1A Active CN107633812B (en) | 2017-10-30 | 2017-10-30 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107633812B (en) |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111108432A (en) * | 2018-02-11 | 2020-05-05 | 华为技术有限公司 | Display screen and terminal equipment |
| CN108227327A (en) * | 2018-02-28 | 2018-06-29 | 上海中航光电子有限公司 | A kind of array substrate, display panel and display device |
| US10665656B2 (en) | 2018-04-24 | 2020-05-26 | Wuhan China Star Optoelectronics Technology Co., Ltd. | OLED display panel |
| CN108598115A (en) * | 2018-04-24 | 2018-09-28 | 武汉华星光电技术有限公司 | Oled display panel |
| CN108766236A (en) * | 2018-05-03 | 2018-11-06 | 昆山国显光电有限公司 | Display panel and display device |
| CN108711404A (en) * | 2018-05-04 | 2018-10-26 | 昆山国显光电有限公司 | Display panel and display device |
| CN108761874B (en) * | 2018-05-04 | 2023-05-12 | 昆山国显光电有限公司 | Display panel and display device |
| CN108646486A (en) * | 2018-05-04 | 2018-10-12 | 昆山国显光电有限公司 | Display panel and display device |
| CN108711406A (en) * | 2018-05-31 | 2018-10-26 | 厦门天马微电子有限公司 | A kind of display panel and control method |
| CN108803178B (en) * | 2018-07-24 | 2020-07-28 | 武汉华星光电技术有限公司 | Liquid crystal display panel |
| CN109065550B (en) * | 2018-07-25 | 2020-12-22 | 武汉华星光电技术有限公司 | Thin film transistor array panel and display device |
| CN109116644A (en) * | 2018-08-29 | 2019-01-01 | 上海天马微电子有限公司 | Display panel and display device |
| CN109285494B (en) * | 2018-10-31 | 2021-10-15 | 厦门天马微电子有限公司 | Special-shaped array substrate, display panel and display device |
| CN109493788B (en) * | 2019-01-22 | 2022-04-12 | 武汉天马微电子有限公司 | Display panel and display device |
| CN110491905B (en) * | 2019-07-16 | 2021-12-03 | 武汉华星光电半导体显示技术有限公司 | Display panel, display device and manufacturing method of display panel |
| CN110649077B (en) | 2019-09-29 | 2021-09-28 | 武汉天马微电子有限公司 | Electroluminescent display panel and display device |
| CN113646826B (en) * | 2020-02-27 | 2024-03-15 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof and wiring load compensation method |
| TWI778532B (en) * | 2020-03-16 | 2022-09-21 | 瑞鼎科技股份有限公司 | Method of designing display panel structure |
| CN114067738B (en) * | 2020-07-31 | 2023-11-28 | 京东方科技集团股份有限公司 | Display panel, preparation method thereof and display device |
| CN112419977B (en) * | 2020-11-27 | 2021-12-10 | 云谷（固安）科技有限公司 | Display panel and display device |
| CN112909051B (en) * | 2021-01-18 | 2023-07-14 | Oppo广东移动通信有限公司 | Display screen and display device |
| CN113223409B (en) * | 2021-02-24 | 2022-07-12 | 合肥维信诺科技有限公司 | Array substrate, display panel and display device |
| CN116965176A (en) * | 2022-02-22 | 2023-10-27 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof and display device |
| CN114784082B (en) * | 2022-06-15 | 2022-09-30 | 京东方科技集团股份有限公司 | Display substrate and display device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101432126B1 (en) * | 2008-07-23 | 2014-08-21 | 삼성디스플레이 주식회사 | Organic Light Emitting Display |
| CN105204248A (en) * | 2015-10-10 | 2015-12-30 | 重庆京东方光电科技有限公司 | Array substrate and display device |
| US10490122B2 (en) * | 2016-02-29 | 2019-11-26 | Samsung Display Co., Ltd. | Display device |
| US10354578B2 (en) * | 2016-04-15 | 2019-07-16 | Samsung Display Co., Ltd. | Display device |
| CN107221536B (en) * | 2017-05-25 | 2019-12-13 | 上海天马微电子有限公司 | Array substrate, special-shaped display and display device |
| CN107132685B (en) * | 2017-06-23 | 2020-04-17 | 厦门天马微电子有限公司 | Display substrate, display panel and display device |
| CN107153289A (en) * | 2017-06-29 | 2017-09-12 | 上海中航光电子有限公司 | A kind of display panel and electronic equipment |
-
2017
- 2017-10-30 CN CN201711039436.1A patent/CN107633812B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN107633812A (en) | 2018-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107633812B (en) | Display panel and display device | |
| CN107992229B (en) | Touch display panel and touch display device | |
| US10861924B2 (en) | Display panel and display device with notch | |
| US20210327358A1 (en) | Display panel and display device | |
| CN107863374B (en) | OLED display panel and display device | |
| CN108711575B (en) | Display panel and display device | |
| US10134351B2 (en) | Display device | |
| US10241606B2 (en) | Display device | |
| CN106484187B (en) | Touch display panel and touch display device | |
| US20170123506A1 (en) | Flexible array substrate, display panel having the same, keyboard assembly, and electronic device thereof | |
| US10248238B2 (en) | Display device | |
| CN108877523B (en) | Array substrate, display panel and display device | |
| CN109637426B (en) | Display panel and display device | |
| JP2018124650A (en) | Display | |
| CN108598143B (en) | Organic light emitting display panel and organic light emitting display device | |
| CN108873521B (en) | Array substrate, display panel and display device | |
| JPWO2015166857A1 (en) | Active matrix substrate and display device including the same | |
| US20210327903A1 (en) | Array substrate, method of fabricating array substrate, display device, and method of fabricating display device | |
| CN107910337B (en) | Array substrate, display panel and display device | |
| CN109637352B (en) | Display panel and display device | |
| JP2020525807A (en) | Array substrate and display device | |
| CN109143649B (en) | Display panel and display device | |
| JP2024517197A (en) | Display panel and display device | |
| US10761640B2 (en) | Display device | |
| CN111948859A (en) | Display substrate and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |