CN106547653B - Computer system fault state detection method, device and system - Google Patents
Computer system fault state detection method, device and system Download PDFInfo
- Publication number
- CN106547653B CN106547653B CN201510603122.4A CN201510603122A CN106547653B CN 106547653 B CN106547653 B CN 106547653B CN 201510603122 A CN201510603122 A CN 201510603122A CN 106547653 B CN106547653 B CN 106547653B
- Authority
- CN
- China
- Prior art keywords
- fault
- computer system
- state
- level signal
- identification code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a method, a device and a system for detecting the fault state of a computer system, wherein after a system fault identification code is embedded in a BIOS (basic input/output System), the method comprises the following steps: detecting the running state of the CPU or BIOS of the computer system to be tested from the starting process according to the system fault identification code, determining that the running state is the fault state corresponding to the system fault identification code when the running state is consistent with the fault state corresponding to the system fault identification code, determining the fault level signal of the computer system according to the corresponding relation between the fault state and the fault level signal, and outputting the fault level signal through the GPIO interface. According to the technical scheme, the fault type and the fault position of the computer system can be determined by analyzing the fault level signal output by the GPIO interface, a display or a serial port device is not needed, and the problem that a display card or a display chip is required to be configured on a computer development board is solved.
Description
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a method, an apparatus, and a system for detecting a fault state of a computer system.
Background
Various faults (for example, normal use faults, faults caused by human beings, hardware faults, software faults, faults caused by environmental influences and the like) may occur to the computer system, the faults may cause the startup of the computer system to fail in the startup process of the computer system, and the service of the computer system may be interrupted in the normal use process of the computer system, so that the user using the computer system is subjected to an inestimable loss. Therefore, when using a computer system, it is necessary to detect whether or not there is a failure in the computer system, and when there is a failure, output a failure state.
At present, the output of the fault state of the computer system is mainly realized based on a display or a serial port device, specifically, the computer system is externally provided with a display interface to be connected with the display or the serial port device, and the fault state is output to the display or the serial port terminal device by means of a printing function packaged by the computer system, so that the fault state of the computer system is displayed.
However, the method for displaying the fault state of the computer system based on the display or the serial device relies on the display interface, and a display card or a display chip must be configured on the computer development board.
Disclosure of Invention
The invention provides a method, a device and a system for detecting a fault state of a computer system, which are used for solving the problem that a display card or a display chip must be configured on a computer development board because the display of the fault state depends on a display interface.
The invention provides a computer system fault state detection method, after embedding system fault identification code in BIOS, the method includes:
detecting the running state of a CPU or a BIOS of the computer system to be tested from the starting process according to the system fault identification code;
when the running state is consistent with the fault state corresponding to the system fault identification code, determining that the running state is the fault state corresponding to the system fault identification code;
determining a fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
and outputting the fault level signal through a GPIO interface.
The invention also provides a computer system fault state detection device, comprising:
the detection module is used for detecting the running state of the CPU or the BIOS of the computer system to be tested from the starting process according to the system fault identification code embedded in the BIOS;
the first determining module is used for determining that the operating state is the fault state corresponding to the system fault identification code when the operating state is consistent with the fault state corresponding to the system fault identification code;
the second determining module is used for determining the fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
and the output module is used for outputting the fault level signal through a GPIO interface.
The invention also provides a system for detecting the fault state of the computer system, which comprises: computer system fault state detection device, memory and presentation equipment; the computer system fault state detection device is respectively connected with the memory and the presentation equipment;
the computer system fault state detection device is the computer system fault state detection device provided by the invention;
the memory is used for storing the fault level signal determined by the fault state detection device of the computer system;
the presentation device is used for receiving a fault level signal of a CPU or a BIOS of the computer system to be tested through a GPIO interface and presenting the fault level signal.
According to the method, the device and the system for detecting the fault state of the computer system, the running state of the CPU or the BIOS of the computer system to be tested from the starting process is detected according to the system fault identification code, when the running state is consistent with the fault state corresponding to the system fault identification code, the fault of the computer system can be determined, the fault level signal of the computer system to be tested is determined according to the corresponding relation between the fault state and the fault level signal, the fault level signal is output through the GPIO interface, a display or a serial port device is not needed, and the problem that a display card or a display chip needs to be configured on a computer development board is solved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
FIG. 1 is a flowchart illustrating a first embodiment of a method for detecting a fault state of a computer system according to the present invention;
FIG. 2 is a flowchart illustrating a second embodiment of a method for detecting a fault state of a computer system according to the present invention;
FIG. 3 is a schematic structural diagram of a first embodiment of a computer system fault status detection apparatus according to the present invention;
FIG. 4 is a schematic structural diagram of a second embodiment of a computer system fault status detection apparatus according to the present invention;
FIG. 5 is a schematic structural diagram of a system for detecting a fault state of a computer system according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The state of the computer system includes two aspects of a system starting process state and a system running process state, and various faults may occur in the starting and running processes of the computer system, and the faults may cause the starting failure of the computer system in the starting process of the computer system, and may cause the service interruption of the computer system in the normal use process of the computer system, thereby bringing an unpredictable loss to a user using the computer system. Therefore, when using the computer system, it is necessary to detect whether the computer system has a fault, and when the fault exists, display the fault status.
The possible faults of the computer system mainly include the following:
(1) the faults in normal use are mainly caused by normal wear, service life and aging of the machine.
(2) The artificial faults are mainly caused by the fact that a user does not follow operation rules, for example, hot plugging of a hardware system, violence in board dismounting and the like, and therefore components are damaged.
(3) Hardware failures, for example, during the manufacturing process of a computer system, occur as follows: the quality of the manufacturing process or the material is not over, the contact between the board cards or the plug-in units of the computer system is poor, the welding spots of the board cards are insufficient soldered, desoldered or the connecting wires are broken, and the like. These conditions can cause the computer system to malfunction as a result of external conditions (e.g., moisture, dust, mold, vibration, etc.).
(4) Software failures are divided into two types: the first is system failure, which is mainly due to the fact that due to improper setting, hardware equipment cannot be identified and used by a computer system, and due to reasons such as conflicts among equipment resources, the system cannot normally run or even crash, and further generates failure; the second is application program failure, which is generally caused by defects of the computer system and the application software, and mainly occurs in the aspects that the system and the software cannot be completely compatible and the like.
(5) The faults caused by the influence of the use environment mainly comprise computer system faults caused by the influence of factors such as power supply, temperature, dust, electromagnetic radiation and the like.
For a possible fault of the computer system, at present, the detection and display output of the fault are mainly realized based on a display or a serial port device, specifically, the display or the serial port device is connected to the outside of the computer system, and the fault state of the computer system is output to the display or the serial port terminal device for display through a printing function packaged by the computer system. The method depends on a display interface, a display card or a display chip is required to be configured on a computer development board to realize state display, and if a computer system fails before the display interface is initialized, the position of the failure cannot be determined.
The invention provides a method, a device and a system for detecting the fault state of a computer system, aiming at the problems of the existing fault state detection method, and the invention provides the method, the device and the system for detecting the fault state of the computer system to be tested, wherein the running state of a CPU or a BIOS of the computer system to be tested from the start process is detected according to a system fault identification code embedded in the BIOS, the fault state corresponding to the system fault identification code is determined by utilizing the corresponding relation between the system fault identification code and the fault state, the fault level signal of the computer system is determined by utilizing the corresponding relation between the fault state and the fault level signal, and then the fault level signal is directly output through a GPIO interface without a display or a serial port device, so that the fault type and the fault position of the computer system to be tested can be reflected, and the problem.
FIG. 1 is a flowchart illustrating a first embodiment of a method for detecting a fault state of a computer system according to the present invention. As shown in fig. 1, a method for detecting a failure state of a computer system according to an embodiment of the present invention, after embedding a system failure identification code in a BIOS, includes:
step 101: detecting the running state of a CPU or a BIOS of the computer system to be tested from the starting process according to the system fault identification code;
the computer system is normal in the starting process, and the CPU is a precondition in the normal starting process. After the CPU is normally started, because the system fault identification code is embedded in the BIOS, when the CPU or the BIOS breaks down in the starting process or the normal operation process, the BIOS calls the system fault identification code, and at the moment, the operation state of the CPU or the BIOS is consistent with the fault state corresponding to the system fault identification code.
Step 102: when the running state is consistent with the fault state corresponding to the system fault identification code, determining that the running state is the fault state corresponding to the system fault identification code;
as mentioned above, the state of the computer system includes two aspects, namely, a system startup process state and a system running process state, and after the computer system is normally started up, the system startup process state and the system running process state need to be monitored in real time.
It is worth to be noted that, after the CPU is normally started, since the system fault identification code is embedded in the BIOS, when the CPU or the BIOS fails in the starting process or the normal operation process, the BIOS calls the system fault identification code, and at this time, the operation state of the CPU or the BIOS is consistent with the fault state corresponding to the system fault identification code.
Specifically, when detecting the running state of the CPU or the BIOS of the computer system to be tested during the BIOS initialization process and after the BIOS initialization is completed, the CPU participates in the detection of the BIOS execution sequence, and the specific detection method is as follows:
(1) packaging a system fault identification code (# BIOS _ CHECK _ POINT), wherein the system fault identification code corresponds to the fault state one by one;
specifically, the packaged system fault identification code is output to a GPIO corresponding interface, for a one-bit GPIO interface, parallel data needs to be serialized and then written into the GPIO interface for output, and the fault type and the fault position of the computer system to be tested are reflected according to a fault level signal output by the GPIO interface.
(2) The BIOS performs sequence instrumentation, i.e., sets a checkpoint in the BIOS and inserts a system fault identification code at the BIOS specified checkpoint. In the BIOS initialization process, when the running state of the computer system to be tested is normal, a specified check point is passed and then a certain check item is output, when the computer system to be tested has a fault, the specified check point is passed, the packaged system fault identification code is called, and a certain check item is output. This process actually includes two steps, on one hand, the system fault identification code is compiled after being inserted into the checkpoint; another aspect is that the system fault identification code performs a check during BIOS initialization.
After the BIOS is initialized, the running state of the computer system to be tested is continuously detected, the process is similar to BIOS execution sequence instrumentation, a system fault identification code is inserted into a designated check point of the BIOS of the computer system to be tested for compiling, the running state corresponding to the check result is output through a GPIO interface, and when the running state is consistent with the fault state corresponding to the system fault identification code, the running state is determined to be the fault state corresponding to the system fault identification code.
(3) After the BIOS is initialized, the running state of the CPU or the BIOS is continuously detected, namely, the running state of equipment in the computer system is scanned, when the running state is consistent with the fault state corresponding to the system fault identification code, the running state is determined to be the fault state corresponding to the system fault identification code, then a fault level signal corresponding to the fault state is output through a pre-configured GPIO interface, and the fault level signal can present different waveforms through a waveform detector, so that different fault types and fault positions are reflected.
Specifically, the following system devices are mainly described:
| system device | State description |
| CPU | CPU type, CPU core number 1, 2, 4, 8, CPU main frequency |
| Memory device | Faults exist in the number, capacity and read-write of the memory |
| Network module | Network interface number, on-off, IP configuration or not |
| Serial port communication module | Whether the number and the configuration of the serial ports are correct or not |
| Display card | Display card identification |
| Sound card | Sound card identification |
| USB | USB device connection status |
| SATA | SATA device connection status |
Step 103: determining a fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
through the analysis, the fault state of the CPU or the BIOS of the computer system to be tested when the fault occurs from the start can be determined through the steps. The fault state outputs a fault level signal through a pre-configured GPIO interface, and the change of the fault level signal value represents different waveforms and reflects different fault types, so that the fault condition of the computer system to be tested can be known by using a specific level signal detection tool subsequently.
Step 104: and outputting the fault level signal through the GPIO interface.
Specifically, the fault level signals can be encoded to indicate different fault types and fault positions, and the fault level signals output by the GPIO interface correspond to the fault types and the fault positions one by one. The fault level signal output by the GPIO interface may be detected by a waveform detector (e.g., an oscilloscope, etc.), and then the corresponding fault type and fault location may be identified by comparing the configured fault state with the fault level signal. The invention can realize the detection of the fault state of the computer system to be tested by means of one GPIO interface, and has simple connection mode and easy realization.
The method for detecting the fault state of the computer system is implemented and deployed on the computer system, after a system fault identification code is embedded in a BIOS (basic input/output system), the running state of a CPU (central processing unit) or the BIOS of the computer system to be tested from the starting process is detected according to the system fault identification code, so that the fault state of the computer system to be tested can be determined, a fault level signal of the computer system to be tested is determined by using the corresponding relation between the fault state and the fault level signal, and finally the fault level signal is output by using a GPIO (general purpose input/output) interface. According to the technical scheme, the fault type and the fault position of the computer system to be tested can be determined by analyzing the fault level signal output by the GPIO interface, a display or a serial port device is not needed, and the problem that a display card or a display chip is required to be configured on a computer development board is solved.
Further, the method for detecting a fault state of a computer system according to the foregoing embodiment of the present invention further includes: the corresponding relation between the system fault identification code and the fault state in the CPU or the BIOS from the starting process is configured, and the corresponding relation between the fault state and the fault level signal is configured.
Specifically, if the corresponding relationship between the system fault identification code and the fault state in the computer system to be tested is configured in the starting process of the CPU or the BIOS, when it is detected that the operating state of the computer system to be tested is consistent with the fault state corresponding to the system fault identification code, it may be directly determined that the computer system has a fault at this time, and the operating state is the fault state corresponding to the system fault identification code, further, if the corresponding relationship between the fault state and the fault level signal is configured in the computer system to be tested, it may be directly determined that the fault level signal corresponding to the fault state, thereby laying a foundation for subsequently analyzing the fault type and the fault position corresponding to the fault level signal.
Optionally, in practical applications, a serious error that the CPU cannot be booted may also occur in the booting process of the computer system to be tested, for example, the CPU works abnormally, and cannot normally read and execute the BIOS instruction, and because the system fault identification code is not yet run at this time, the computer system enables the GPIO interface to output a fault level signal corresponding to the boot fault according to a pre-configured correspondence between the boot fault state and the fault level signal, and further, the type of the fault and the position of the fault may be determined according to the fault level signal.
Specifically, the fault report can be realized by configuring the output level of the GPIO interface to be high level or low level corresponding to the system startup fault and utilizing the mode that the output level of the GPIO interface is always high level or low level until the CPU initializes and sets the level or waveform of the GPIO interface.
The reasons for the failure of the computer system to power on may be: (1) CPU damage or CPU chip connection failure; (2) BIOS chip damage or BIOS chip connection failure; (3) board level abnormality of the computer system to be tested and the like.
FIG. 2 is a flowchart illustrating a second embodiment of a method for detecting a fault state of a computer system according to the present invention. The second embodiment of the present invention is further described with respect to the method for detecting a fault state of the computer system shown in fig. 1 based on the first embodiment of the present invention. As shown in fig. 2, a method for detecting a failure state of a computer system according to a second embodiment of the present invention includes:
step 201: respectively setting a stub inserting point at least one designated position in a CPU or BIOS execution sequence;
specifically, taking a development board of a processor of a certain company as an example, setting a check point (stub point) at a specified position in a CPU or BIOS execution sequence specifically includes:
(a) powering on, and performing instrumentation (setting check points 0x00 by using a packaged system fault identification code);
(b) initializing an internal state register of the processor core, and performing instrumentation (setting a checkpoint of 0x 01);
(c) waiting for the completion of initialization of the processor by checking for number 0 via an inter-core interrupt, and instrumentation (setting checkpoint 0x 02);
(d) initializing the internal TLB of the processor core, and performing instrumentation (setting a check point 0x 03);
(e) initializing an internal first-level Cache of the processor core, and performing instrumentation (setting a check point 0x 04);
(f) jumping to a first-level Cache address to continue executing the PMON code, and performing instrumentation (setting a check point 0x 05);
(g) waiting for the awakening of the core No. 0 through the value of the inter-core interrupt register, and performing instrumentation (setting a check point 0x 06);
(h) initializing a serial port, and performing instrumentation (setting a check point 0x 07);
(i) printing the value of a frequency doubling control register of the processor, and performing instrumentation (setting a check point 0x 08);
(g) executing a fixup.s file, instrumentation (checkpointing 0x 09);
(k) initializing a memory controller, and inserting piles (setting a check point 0x 010);
(l) Initializing a secondary Cache, and inserting piles (setting check points 0x 011);
(m) jumping to a second-level Cache address to continue execution, and performing instrumentation (setting check points 0x 012);
(n) initializing the HT controller and instrumentation (setting check points 0x 013);
(o) copying the codes in the FLASH to specific addresses of a memory, and performing instrumentation (setting a check point 0x 014);
(p) decompressing and skipping execution, and performing pile insertion (setting check point 0x 015);
(q) frequency detection and pile insertion (setting check point 0x 016);
(r) device initialization: initializing display, keyboard, PCI bus, network, etc., and inserting piles (setting check point 0x 017);
(s) file system driver initialization, instrumentation (checkpointing 0x 018);
and (t) Shell initialization, PMON starting completion and pile insertion (setting check point 0x 019).
It should be noted that the number of the stub points may be determined according to actual needs, and if the program running in the CPU or the BIOS is long and complicated, the set stub points may be appropriately increased in order to more accurately detect the fault existing in the CPU or the BIOS, and if the program running in the CPU or the BIOS is short and simple, the set stub points may be appropriately decreased in order to save time and reduce energy consumption. Therefore, the present invention does not limit the number of the stake insertion points to be set.
Step 202: detecting the running state of a CPU or a BIOS of the computer system to be tested from the starting process according to the system fault identification code;
step 203: when the running state of the CPU or the BIOS running to the specified position of the pile inserting point is consistent with the fault state corresponding to the system fault identification code, determining that the running state of the pile inserting point at the specified position is the fault state corresponding to the system fault identification code;
and the number of the pile inserting points is consistent with the number of the fault states corresponding to the system fault identification codes.
Specifically, if the CPU or the BIOS runs to a point of instrumentation and a fault occurs, the system fault identification code at each point of instrumentation corresponds to one fault state, so the number of the instrumentation points must be the same as the number of the fault states corresponding to the system fault identification code, and thus the fault type and the fault position of the computer system to be tested can be determined according to the fault state corresponding to the system fault identification code.
Step 204: determining a fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
step 205: and outputting the fault level signal through a GPIO interface.
The detailed operations of step 202, step 204 and step 205 are the same as the implementation flow of the first embodiment shown in fig. 1, and are not described herein again.
Further, as shown in fig. 2, after the outputting the fault level signal through the GPIO interface, that is, after step 205, the method for detecting a fault state of a computer according to the second embodiment of the present invention further includes:
step 206: and collecting the fault level signal, and identifying the fault type and the fault position of the computer system to be tested.
After the fault level signal is output through the GPIO interface, the fault level signal can be acquired, and the fault type and the fault position of the computer system to be tested can be quickly identified by utilizing the corresponding relation among the system fault identification code, the fault state and the fault level signal and the waveform signal output by the waveform detector.
Specifically, two ways of identifying the computer system fault can be provided, one is manual identification, and a technician after professional training can directly identify the fault type and the fault position of the computer system to be tested according to the waveform signal output by the waveform detector; the other is automatic identification software identification, and the automatic identification software is configured with the corresponding relation between the fault level signal and the display waveform and the corresponding relation between the display waveform and the fault type and fault position, so that the fault type and fault position can be automatically identified by using the preset corresponding relation.
It should be noted that the automatic identification software may be an instrument detection tool, that is, an APP software on a waveform detector (e.g., oscilloscope, etc.), and the automatic identification software completes the identification of the fault type and the fault location according to the fault level signal captured by the waveform detector and the configured corresponding relationship. The waveform detector can be also provided with a fault processing mechanism so as to facilitate a user to process faults in time. Furthermore, the automatic identification software can also provide a fault removal strategy or a help seeking mode according to the configuration, and can also store the fault level signal data at this time and transmit the fault report content to a preset or customer-defined place through the data transmission function of the mobile equipment.
In the method for detecting a fault state of a computer system according to the second embodiment of the present invention, a peg inserting point is respectively disposed at least one designated position in a CPU or BIOS execution sequence, and when an operating state of the CPU or BIOS running to the designated position where the peg inserting point is located is consistent with a fault state corresponding to a system fault identification code, the operating state of the peg inserting point at the designated position can be determined to be the fault state corresponding to the system fault identification code.
Further, the method for detecting a fault state of a computer system provided by the above embodiment further includes:
and the fault level signal output by the GPIO interface is displayed through a display electrically connected with the GPIO interface.
In the scheme, the GPIO interface is connected to an external display, so that the fault level signal output by the GPIO interface can be presented via the display, specifically, a system fault identification code can be displayed via the display, and the fault type and fault location corresponding to the fault level signal can be known by analyzing the system fault identification code.
It should be noted that, in the method for displaying the fault level signal according to the present technical solution, the fault level signal may be displayed by a display or other devices, and the fault level signal may also be displayed by a waveform detector or other devices, for example, the waveform detector is connected to a GPIO interface of a computer to be tested, the waveform detector displays a corresponding waveform after capturing the fault level signal, and the fault type and the fault position corresponding to the computer system to be tested may also be obtained by analyzing the waveform.
FIG. 3 is a schematic structural diagram of a computer system fault status detection apparatus according to a first embodiment of the present invention. As shown in fig. 3, a computer system failure status detection apparatus according to a first embodiment of the present invention includes:
the detection module 301 is configured to detect, according to a system fault identification code embedded in the BIOS, an operating state of a CPU or a BIOS of the computer system to be tested, starting from a start-up process;
a first determining module 302, configured to determine that the operating state is a fault state corresponding to the system fault identifier code when the operating state is consistent with the fault state corresponding to the system fault identifier code;
the second determining module 303 determines a fault level signal of the computer system to be tested according to a corresponding relationship between the fault state and the fault level signal;
and the output module 304 is configured to output the fault level signal through a GPIO interface.
The computer system fault state detection apparatus provided in the first embodiment of the present invention may be used to implement the technical solution of the method embodiment shown in fig. 1, and the implementation principle is similar, and is not described herein again.
The computer system fault state detection device provided by the embodiment of the invention monitors the running state of the CPU or BIOS of the computer system to be tested from the starting process in real time through the detection module, determines the fault state of the computer system to be tested and the fault level signal corresponding to the fault state according to the corresponding relation among the system fault identification code, the fault state and the fault level signal, and then outputs the fault state and the fault level signal through the GPIO interface. According to the technical scheme, the fault type and the fault position of the computer system to be tested can be determined by analyzing the fault level signal output by the GPIO interface, a display or a serial device is not needed, and the problem that a display card or a display chip is required to be configured on a computer development board is solved.
Further, the computer system fault status detection apparatus provided in the above embodiment of the present invention further includes:
the corresponding relation between the system fault identification code and the fault state in the CPU or the BIOS from the starting process is configured, and the corresponding relation between the fault state and the fault level signal is configured.
FIG. 4 is a schematic structural diagram of a second apparatus for detecting a failure state of a computer system according to the present invention. The second embodiment of the present invention is further described with respect to the apparatus for detecting a fault state of a computer system shown in fig. 3 based on the first technical solution of the first embodiment. As shown in fig. 4, before the detection module 301, the method further includes: a pile inserting module 401;
and the instrumentation module 401 is configured to set instrumentation points at least one designated position in the CPU or BIOS execution sequence.
Then, the first determining module 302 is specifically configured to determine that the operating state at the specified position of the instrumentation point is the fault state corresponding to the system fault identification code when the operating state of the CPU or the BIOS running at the specified position of the instrumentation point is consistent with the fault state corresponding to the system fault identification code.
And the number of the pile inserting points is consistent with the number of the fault states corresponding to the system fault identification codes.
Optionally, as shown in fig. 4, the apparatus for detecting a fault state of a computer system according to the foregoing embodiment of the present invention further includes: an identification module 402;
the identifying module 402 is used for collecting the fault level signal and identifying the fault type and the fault position existing in the computer system to be tested.
The computer system fault state detection apparatus provided in the embodiment of the present invention may be used to implement the technical solution of the method embodiment shown in fig. 2, and the implementation principle and the technical effect are similar, which are not described herein again.
FIG. 5 is a schematic structural diagram of a system for detecting a fault state of a computer system according to an embodiment of the present invention. As shown in fig. 5, a system for detecting a fault state of a computer system according to an embodiment of the present invention includes: computer system failure state detection means 501, memory 502 and presentation device 503; the computer system failure state detection apparatus 501 is connected to the memory 502 and the presentation device 503 respectively.
The computer system failure state detection device 501 is the computer system failure state detection device of the embodiment shown in fig. 3 and 4; the composition and implementation principle of the apparatus 501 for detecting a fault state of a computer system are described with reference to fig. 3 and 4, and will not be described herein again.
It should be noted that, when the computer system fault state detection apparatus 501 is implemented specifically, it may be a central processing unit CPU of the computer system, or may be a chip that is separately provided from the CPU, and any apparatus or chip that can implement functions of detecting a fault of the computer system to be tested, determining a fault level signal corresponding to the fault, and the like may be used, and the embodiments of the present invention are not limited thereto.
The memory 502 is used for storing the fault level signal determined by the fault state detection device of the computer system. Optionally, the fault level signal of the computer system to be tested is stored this time, and the fault report content is transmitted to a preset or customer-defined place, such as a memory, through the data transmission function of the automatic identification software, and can be directly read from the memory when being used subsequently, so that convenience is provided for subsequent processing operations.
And the presentation device 503 is configured to receive a fault level signal of the CPU or the BIOS of the computer system to be tested through the GPIO interface, and to present the fault level signal.
Specifically, the presentation device 503 may be a display connected to the GPIO interface, or may be a waveform detector. If the display device 503 is a display connected to the GPIO interface, it may display a system fault identification code corresponding to the fault level signal, and the fault type and the fault location corresponding to the fault level signal may be known by analyzing the system fault identification code. If the presenting device 503 is a waveform detector, the waveform detector may present a waveform corresponding to the fault level signal, analyze the fault level signal output through the GPIO interface using the waveform detector to obtain a waveform signal corresponding to the fault level signal, detect, identify, and analyze the waveform signal using the automatic identification software, and then obtain a solution corresponding to the fault state according to the fault type and fault location reflected by the waveform signal, for example, a fault removal policy or a help-seeking manner.
The presentation device in the invention is added with a fault analysis mechanism, so that a user can conveniently process the fault of the computer system to be tested, a display or a serial port device is not needed, the fault presentation mode is simple, and the control is easy.
According to the method, the device and the system for detecting the fault state of the computer system, provided by the embodiment of the invention, the running state of the CPU or the BIOS of the computer system to be tested from the starting process is detected, when the running state is consistent with the fault state corresponding to the system fault identification code, the fault of the computer system to be tested can be determined, the fault level signal of the computer system to be tested is determined according to the corresponding relation between the fault state and the fault level signal, and the fault level signal is output through the GPIO interface without a display or a serial port device, so that the problem that a display card or a display chip is required to be configured on a computer development board due to the fact that the display interface is depended on for displaying the fault state is solved.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; while the invention has been described in detail and with reference to the foregoing embodiments, it will be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present invention.
Claims (10)
1. A computer system fault state detection method is characterized in that after a system fault identification code is embedded in a Basic Input Output System (BIOS), the method comprises the following steps: respectively setting a stub inserting point at least one designated position in a CPU or BIOS execution sequence;
detecting the running state of a CPU or a BIOS of the computer system to be tested from the starting process according to the system fault identification code;
when the running state is consistent with the fault state corresponding to the system fault identification code, determining that the running state is the fault state corresponding to the system fault identification code;
determining a fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
outputting the fault level signal through a general purpose input output GPIO interface;
wherein before the system fault identification code has not been run, the method further comprises: the computer system outputs the fault level signal corresponding to the power-on fault through the GPIO interface according to the corresponding relation between the pre-configured power-on fault state and the fault level signal;
before determining that the operating state is the fault state corresponding to the system fault identification code, the method further includes: packaging the system fault identification codes, and corresponding the system fault identification codes to the fault states one by one; and outputting the packaged system fault identification code to the GPIO interface, and when the GPIO interface is a one-bit GPIO interface, serializing parallel data and writing the serialized parallel data into the one-bit GPIO interface for outputting.
2. The computer system fault condition detection method of claim 1, further comprising:
and configuring the corresponding relation between the system fault identification code and the fault state from the starting process of the CPU or the BIOS, and configuring the corresponding relation between the fault state and the fault level signal.
3. The method according to claim 1, wherein when the operating status is consistent with the fault status corresponding to the system fault identifier code, determining that the operating status is the fault status corresponding to the system fault identifier code specifically includes:
when the running state of the CPU or the BIOS running to the specified position of the pile inserting point is consistent with the fault state corresponding to the system fault identification code, determining that the running state of the pile inserting point at the specified position is the fault state corresponding to the system fault identification code;
and the number of the pile inserting points is consistent with the number of the fault states corresponding to the system fault identification codes.
4. The method of claim 1, wherein after the outputting the fault level signal via a general purpose input output GPIO interface, further comprising:
and acquiring the fault level signal, and identifying the fault type and the fault position of the computer system to be tested.
5. The computer system fault condition detection method of claim 1, wherein the method further comprises:
and the fault level signal output by the GPIO interface is displayed through a display connected with the GPIO interface.
6. A computer system fault condition detection apparatus, comprising:
the detection module is used for detecting the running state of the CPU or the BIOS of the computer system to be tested from the starting process according to the system fault identification code embedded in the BIOS of the basic input and output system;
the first determining module is used for determining that the operating state is the fault state corresponding to the system fault identification code when the operating state is consistent with the fault state corresponding to the system fault identification code; the second determining module is used for determining the fault level signal of the computer system to be tested according to the corresponding relation between the fault state and the fault level signal;
the output module is used for outputting the fault level signal through a general purpose input/output GPIO interface;
wherein, before the system fault identification code has not been run, the apparatus is further to: outputting the fault level signal corresponding to the power-on fault through the GPIO interface according to the preset corresponding relation between the power-on fault state and the fault level signal;
before determining that the operating status is the fault status corresponding to the system fault identification code, the apparatus is further configured to: packaging the system fault identification codes, and corresponding the system fault identification codes to the fault states one by one; and outputting the packaged system fault identification code to the GPIO interface, and when the GPIO interface is a one-bit GPIO interface, serializing parallel data and writing the serialized parallel data into the one-bit GPIO interface for outputting.
7. The computer system fault condition detection apparatus of claim 6, further comprising:
and configuring the corresponding relation between the system fault identification code and the fault state from the starting process of the CPU or the BIOS, and configuring the corresponding relation between the fault state and the fault level signal.
8. The computer system fault condition detection apparatus of claim 6, further comprising: pile inserting modules;
the instrumentation module is used for respectively setting instrumentation points at least one designated position in the CPU or the BIOS execution sequence;
the first determining module is specifically configured to determine that the operating state at the specified position of the instrumentation point is the fault state corresponding to the system fault identification code when the operating state of the CPU or the BIOS when the CPU or the BIOS operates at the specified position of the instrumentation point is consistent with the fault state corresponding to the system fault identification code;
and the number of the pile inserting points is consistent with the number of the fault states corresponding to the system fault identification codes.
9. The apparatus according to any one of claims 6 to 8, further comprising: an identification module;
the identification module is used for collecting the fault level signal and identifying the fault type and the fault position of the computer system to be tested.
10. A computer system fault condition detection system, comprising: computer system fault state detection device, memory and presentation equipment; the computer system fault state detection device is respectively connected with the memory and the presentation equipment;
the computer system fault state detection device is the computer system fault state detection device of any one of claims 6 to 9;
the memory is used for storing the fault level signal determined by the computer system state detection device;
the presentation device is used for receiving a fault level signal of a CPU or a BIOS of the computer system to be tested through a general purpose input output GPIO interface and presenting the fault level signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510603122.4A CN106547653B (en) | 2015-09-21 | 2015-09-21 | Computer system fault state detection method, device and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510603122.4A CN106547653B (en) | 2015-09-21 | 2015-09-21 | Computer system fault state detection method, device and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106547653A CN106547653A (en) | 2017-03-29 |
| CN106547653B true CN106547653B (en) | 2020-03-13 |
Family
ID=58364236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510603122.4A Active CN106547653B (en) | 2015-09-21 | 2015-09-21 | Computer system fault state detection method, device and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106547653B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109117299B (en) * | 2017-06-23 | 2022-04-05 | 佛山市顺德区顺达电脑厂有限公司 | Error detecting device and method for server |
| CN107193703A (en) * | 2017-06-30 | 2017-09-22 | 山东超越数控电子有限公司 | A kind of method and device of judgement BIOS POST process device functions |
| CN107463494B (en) * | 2017-06-30 | 2020-11-03 | 百富计算机技术（深圳）有限公司 | Interrupt service program debugging method, device, storage medium and computer equipment thereof |
| CN109976991A (en) * | 2017-12-27 | 2019-07-05 | 北京奇虎科技有限公司 | A kind for the treatment of method and apparatus of program code |
| CN108427044B (en) * | 2018-01-19 | 2021-07-02 | 广州视源电子科技股份有限公司 | Method, device, equipment and storage medium for testing fault protection function |
| JP7184656B2 (en) * | 2019-01-23 | 2022-12-06 | ラピスセミコンダクタ株式会社 | Failure determination device and sound output device |
| CN110348216B (en) * | 2019-05-24 | 2021-04-06 | 中国科学院信息工程研究所 | Fuzzy test method and system for virtual equipment of cloud computing system |
| CN111190799B (en) * | 2019-12-30 | 2023-03-14 | 鹍骐科技（北京）股份有限公司 | Computer system capable of realizing fault board card identification |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5940587A (en) * | 1997-12-12 | 1999-08-17 | Intel Corporation | System and method for trap address mapping for fault isolation |
| CN1752942A (en) * | 2004-09-23 | 2006-03-29 | 联想(北京)有限公司 | Monitoring diagnosis device of computer main board failure |
| CN102999413A (en) * | 2011-09-13 | 2013-03-27 | 联想(北京)有限公司 | Chip, display, computer and fault message display method |
| CN104572465A (en) * | 2015-01-05 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Novel BIOS (basic input output system) Debug method |
-
2015
- 2015-09-21 CN CN201510603122.4A patent/CN106547653B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5940587A (en) * | 1997-12-12 | 1999-08-17 | Intel Corporation | System and method for trap address mapping for fault isolation |
| CN1752942A (en) * | 2004-09-23 | 2006-03-29 | 联想(北京)有限公司 | Monitoring diagnosis device of computer main board failure |
| CN102999413A (en) * | 2011-09-13 | 2013-03-27 | 联想(北京)有限公司 | Chip, display, computer and fault message display method |
| CN104572465A (en) * | 2015-01-05 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Novel BIOS (basic input output system) Debug method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106547653A (en) | 2017-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106547653B (en) | Computer system fault state detection method, device and system | |
| US6393586B1 (en) | Method and apparatus for diagnosing and conveying an identification code in post on a non-booting personal computer | |
| TWI470420B (en) | Dubugging method and computer system using the smae | |
| CN110750396B (en) | Server operating system compatibility testing method and device and storage medium | |
| CN101377749B (en) | Method, programmable logic device, system and apparatus for checking memory data | |
| CN102401879B (en) | The method of testing of the USB function of chip, Test Host and test macro | |
| CN103150188B (en) | The compatible video card fast initializing method of the x86 of non-x 86 instruction set computer | |
| CN106681877B (en) | Chip debugging system and method and system chip | |
| CN107301042A (en) | A kind of SoC application program bootstrap techniques with self-checking function | |
| CN109117299B (en) | Error detecting device and method for server | |
| CN113377586A (en) | Automatic server detection method and device and storage medium | |
| CN113204456A (en) | Test method, tool, device and equipment for VPP interface of server | |
| CN111857785B (en) | MCU starting method and device and terminal equipment | |
| CN110502382B (en) | TYPE-C interface testing method and device, storage medium and electronic equipment | |
| KR20180110482A (en) | System and method for testing memory | |
| CN105159810B (en) | The method and device that the BIOS of computer system is tested | |
| CN113867812B (en) | Method, system, equipment and medium for BMC to acquire link information | |
| CN114138587B (en) | Method, device and equipment for verifying reliability of server power firmware upgrade | |
| CN112798942A (en) | Chip batch test method and system | |
| CN107766251B (en) | Detection method, system and device for loading image and readable storage medium | |
| CN112597503A (en) | Firmware detection method and device based on interrupt vector | |
| CN102411527B (en) | Detecting method for image-processing chip, developing plate and detecting system | |
| CN112000537A (en) | Built-in memory detection method of computer device | |
| EP3557422A1 (en) | Method for accessing code sram, and electronic device | |
| CN112015579A (en) | Computer device and detection method of basic input and output system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100095 Building 2, Longxin Industrial Park, Zhongguancun environmental protection technology demonstration park, Haidian District, Beijing Patentee after: Loongson Zhongke Technology Co.,Ltd. Address before: 100095 Building 2, Longxin Industrial Park, Zhongguancun environmental protection technology demonstration park, Haidian District, Beijing Patentee before: LOONGSON TECHNOLOGY Corp.,Ltd. |