CN106383777A - IIC equipment debug method and microprocessor - Google Patents
IIC equipment debug method and microprocessor Download PDFInfo
- Publication number
- CN106383777A CN106383777A CN201610720143.9A CN201610720143A CN106383777A CN 106383777 A CN106383777 A CN 106383777A CN 201610720143 A CN201610720143 A CN 201610720143A CN 106383777 A CN106383777 A CN 106383777A
- Authority
- CN
- China
- Prior art keywords
- microprocessor
- iic
- equipment
- iic equipment
- device node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
An embodiment of the invention provides an IIC equipment debug method and a microprocessor, and relates to the information processing field; the method comprises the following steps: allowing the microprocessor to build character equipment nodes; allowing the microprocessor to carry out connection debug with the IIC equipment according to the character equipment nodes, wherein the microprocessor and the IIC equipment are connected through a IIC bus. A conventional IIC equipment debug process is time wasting, and low in debug efficiency; the IIC equipment debug method and the microprocessor can solve said problems, thus effectively improving IIC equipment debug efficiency, and fast and simply carrying out IIC equipment debug.
Description
Technical field
The present embodiments relate to field of information processing, more particularly, to a kind of IIC apparatus debugging method and microprocessor.
Background technology
IIC (Inter-Integrated Circuit, IC bus) bus is one kind of PHILIPS Co.'s exploitation
Simply, two-way, two-wire system, synchronous serial bus, it can solve current between each serial device.It is widely used at present
In various electronic systems, because iic bus only need to both threads, decrease the space of circuit board, reduce chip pin
Quantity, saves interconnection cost.Therefore iic bus are a kind of cheap, buses of high-quality, and it is applied to consumer electronics, communication electricity
The low speed devices in the fields such as son, industrial electronic.
IIC equipment is a kind of equipment being connected to by iic bus on microprocessor, and IIC equipment is widely used in consumption
In electron-like device, industrial control field and some IC chips.When being debugged to these products or product is sent out
During raw fault, needs are repeated multiple times to be debugged to IIC equipment, and then needs the particular register of this equipment is carried out accordingly
Operation.Microprocessor passes through to read and write the register of IIC equipment, controls this equipment to realize corresponding function.Microprocessor read-write is deposited
The instruction of device is to be determined by the driving having cured microprocessor.The instruction of certain register of read-write of modification microprocessor,
Need first to change corresponding logical AND code in computer end, then again this logic field code is cured to microprocessor again
In.
Present inventor, during realizing the present invention, finds that above-mentioned technology at least has following technical problem：Existing
Debugging process with the presence of technology IIC equipment is more time-consuming, the low technical problem of debugging efficiency.
Content of the invention
The embodiment of the present invention provides a kind of IIC apparatus debugging method and microprocessor, there is IIC in order to solve prior art
The debugging process of equipment is more time-consuming, the low technical problem of debugging efficiency, realizes effectively improving the debugging efficiency of IIC equipment, soon
Speed and the technique effect easily IIC equipment debugged.
The embodiment of the present invention provides a kind of IIC apparatus debugging method, including：
Microprocessor loads software development kit SDK；
Based on described software development kit SDK, described microprocessor calls the content of the installation kit of third party application, with
Described microprocessor is made to be capable of the service that described third party application provides.
The embodiment of the present invention provides a kind of microprocessor, including：
First creating unit, for creating character device node；
First debugging unit, for based on described character device node, carrying out to being connected IIC equipment with described microprocessor
Debugging；Wherein, described microprocessor is connected by iic bus with described IIC equipment.
The method of IIC equipment debugging provided in an embodiment of the present invention, creates character device section due to employing microprocessor
Point；Microprocessor is based on described character device node, debugs to being connected IIC equipment with described microprocessor；Wherein, described
The technical scheme that microprocessor is connected by iic bus with described IIC equipment.So, when to IIC equipment debugging it is not necessary to
As prior art, after needing corresponding instruction is debugged, generate executable program, by executable program Solidification
To the driving of microprocessor, just enable the debugging to each function of IIC equipment.And only need by finishing writing accordingly in computer end
Instruction, directly write the instruction into the character device node to microprocessor, just can control IIC equipment realize corresponding function.
So, efficiently solve prior art exist IIC equipment debugging process more time-consuming, the low technical problem of debugging efficiency, real
Now effectively improve the debugging efficiency of IIC equipment, the technique effect quickly and easily IIC equipment debugged.
Brief description
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
Have technology description in required use accompanying drawing be briefly described it should be apparent that, drawings in the following description are these
Some bright embodiments, for those of ordinary skill in the art, on the premise of not paying creative work, can also root
Obtain other accompanying drawings according to these accompanying drawings.
A kind of flow chart of IIC apparatus debugging method for providing in the embodiment of the present invention one for the Fig. 1；
The structured flowchart of the microprocessor for providing in the embodiment of the present invention two for the Fig. 2.
Specific embodiment
Purpose, technical scheme and advantage for making the embodiment of the present invention are clearer, below in conjunction with the embodiment of the present invention
In accompanying drawing, the technical scheme in the embodiment of the present invention is clearly and completely described it is clear that described embodiment is
The a part of embodiment of the present invention, rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art
The every other embodiment being obtained under the premise of not making creative work, broadly falls into the scope of protection of the invention.
Embodiment one
Refer to Fig. 1, a kind of flow chart of the IIC apparatus debugging method for providing in the embodiment of the present invention, methods described
Including：
S101：Microprocessor creates character device node；
S102：Microprocessor is based on described character device node, adjusts to being connected IIC equipment with described microprocessor
Examination；Wherein, described microprocessor is connected by iic bus with described IIC equipment.
Wherein, described microprocessor creates character device node, can be specially：Described microprocessor is based on operating system
Rule, creates described character device node.
Wherein, described microprocessor is based on described character device node, carries out to being connected IIC equipment with described microprocessor
Debugging, may particularly include：
Described microprocessor obtains and writes preset instructions to described character device node；
Described microprocessor is debugged to described IIC equipment based on described preset instructions.
Described preset instructions may include the corresponding register to described IIC equipment be written and read operate reading instruction and/or
Write command.
When described preset instructions are write command, in described write command, comprise device address information, the institute of described IIC equipment
The data stated the corresponding register information of IIC equipment and need write；
When described preset instructions are reading instruction, in described reading instruction, comprise device address information, the institute of described IIC equipment
State the corresponding register information of IIC equipment.
In the prior art, microprocessor is ubiquitous, either video recorder, intelligent washing machine, mobile phone etc.
Household appliances, or car engine controls, and Digit Control Machine Tool, guided missile precise guidance etc. will embed all kinds of different microprocessors
Device.Microprocessor is not only the core component of microcomputer, is also the critical component of various digital intelligent equipment.In the world
Giant ultra-high-speed computer, the high-end computational systems such as mainframe computer are also all built using substantial amounts of general high-performance microprocessor
Make.
In the present embodiment, central authorities' process that microprocessor is made up of a piece of or several large scale integrated circuit
Device.These circuit execute control parts and the function of arithmetic and logical unit (ALU).Microprocessor can complete instruction fetch, execute instruction, with
And operate with extraneous memory and logical block exchange information etc., it is the operation control part of microcomputer.In the present embodiment
Microprocessor can be 4 bit microprocessors, 8-bit microprocessor, the microprocessor of 16 bit, 32-bit microprocessor, 64 microprocessors
Device or other types of microprocessor, here, the application is not construed as limiting.
In the present embodiment, IIC equipment debugging method application debugging system include microprocessor, IIC equipment and
Commissioning device, wherein, microprocessor, IIC equipment and commissioning device are connected by iic bus.Iic bus have two Bus Wires
Road, one is serial data line (SDA), and one is serial time clock line (SCL).SDA is responsible for data transfer, and SCL is responsible for data and passes
Defeated clock is synchronous.IIC equipment is connected with microprocessor by this two buses.Wherein, commissioning device is defeated for receive user
The relevant parameter information entering or editing, and by this relevant parameter information processing, then communicated with IIC equipment.Such as：Pass through
Commissioning device write is specific to be instructed, and writes the instruction into microprocessor the character device node creating, and then character device
Instruction can be sent to the corresponding register of IIC equipment by node, to complete the process to the corresponding register of IIC equipment, to control
IIC equipment processed realizes corresponding function.In the present embodiment, commissioning device can be that the electronics such as desktop computer, notebook computer set
Standby or other electronic equipments, here, the application is not restricted.
Implement the present embodiment in IIC apparatus debugging method when, first, commissioning staff can create in the microprocessor in advance
Build character device node.Specifically, when operating system is for linux system, character device is big as in Linux equipment
Class, it is provided to abstract by byte-accessed equipment.User space application can operate to access word by normative document
Symbol equipment.Character device generally and user application bi-directional transfer of data, the similar pipeline of their behavior and serial line interface, that is,
When from character stream read and write byte data.They are that many typical drivings provide framework, and such as those need and serial sets
Standby, video capturing device and the driving of audio frequency apparatus interaction.
In linux system, character device is planted oneself in file directory tree in special file mode and has corresponding
I node.File type in i node indicates that this document is character device file.Can use and ordinary file identical literary composition
Part operational order operates to character device file, for example, open, close, reading and writing etc..Each character device is in/dev mesh
The lower corresponding device file of record.Linux user program passes through device file (or claiming device node) to grasp using driver
Make character device.Describe character device using cdev structure in linux kernel, defined by its member dev_t and set
Standby number (being divided into primary and secondary device number) is to determine the uniqueness of character device.By its member file_operations come defined word
Symbol device drives are supplied to the interface function of VFS, as common open (), read (), write () etc..Set in Linux character
In standby driving, it is next quiet that module loading function passes through register_chrdev_region () or alloc_chrdev_region ()
State or dynamic access device number, set up the connection between cdev and file_operations by cdev_init (), pass through
Cdev_add () adds cdev to complete to register to system.Module unloading function can nullify cdev by cdev_del (), leads to
Cross unregister_chrdev_region () and carry out release device number.User's space accesses the program of this equipment by Linux system
System calls, such as open (), read (), write (), and next " calling " file_operations carrys out definition character device drives and carries
The interface function of supply VFS.The effect of VFS (virtual File System) is exactly to call reading using the Unix system of standard
Different file on different physical mediums for the write bit, as Miscellaneous Documents system provide a unified operation interface and
API.VFS is one can allow the systems such as open (), read (), write () call depositing without care bottom
The adhesive layer that storage media and file system type just can work.Commissioning staff can by way of defined in linux system,
Create virtual character device node.
And then, after creating virtual character device node, you can realize IIC equipment high efficiency is debugged and controlled.Tool
Body, in the present embodiment, microprocessor obtains and writes preset instructions to described character device node；Based on described preset instructions
Described IIC equipment is debugged.In the present embodiment, preset instructions include the corresponding register of IIC equipment is read
The reading instruction write and/or write command.
Due to multiple IIC equipment can be connected on iic bus, each IIC equipment all defined uniquely can home address information,
And, to there being multiple registers, the corresponding control function of each register is different for each IIC equipment, and each register corresponds to
Address information also different.So, default reading instruction has corresponding form with write command definition.Wherein, in described default finger
When making as write command, comprise the device address information of described IIC equipment in described write command, described IIC equipment is corresponding deposits
Device information and the data needing write.Such as：When needing to carry out write operation to IIC equipment it is only necessary to directly by as follows
Instruction format write characters device node.Write command form is as follows：" accordingly the depositing of IIC device address _ IIC equipment
The data that device address _ needs are write ".When described preset instructions are reading instruction, in described reading instruction, comprise setting of described IIC equipment
Standby address information, the corresponding register information of described IIC equipment.Such as：When needing to read sub- IIC equipment, according to following lattice
Formula reads character device node.Reading instruction form is as follows：" corresponding registers address _ the needs of IIC device address _ IIC equipment
The data amount check read ".
Due to when debugging to IIC equipment, it is possible that IIC device program mistake or to IIC functions of the equipments
The situation of modification, if by debud mode of the prior art it is necessary in the modification of commissioning device end or write related function
Program, then, generates executable program, burning enters in the driving in microprocessor, holds by microprocessor after debugging
This executable program of row just enables the modification to IIC functions of the equipments or debugging.And pass through the debud mode in the present embodiment,
By preset instructions defined above, the reading instruction of above-mentioned form and/or write command are written in by microprocessor by commissioning device
Character device node in device, character device node will instruct write accordingly to the corresponding register of IIC equipment, you can it is right to realize
The debugging of IIC functions of the equipments and control.So, the adjustment method in the present embodiment is it is only necessary to by finishing writing accordingly in computer end
Instruction, directly write the instruction into the character device node to microprocessor, just can control IIC equipment realize corresponding function.
So, efficiently solve prior art exist IIC equipment debugging process more time-consuming, the low technical problem of debugging efficiency, real
Now effectively improve the debugging efficiency of IIC equipment, the technique effect quickly and easily IIC equipment debugged.
Embodiment two
It is based on and the embodiment of the present invention one identical inventive concept, refer to Fig. 2, the embodiment of the present invention two provides a kind of micro-
Processor, described microprocessor can for 4 bit microprocessors, 8-bit microprocessor, the microprocessor of 16 bit, 32-bit microprocessor with
And the microprocessor of 64-bit microprocessor or other high speed, described microprocessor includes：First creating unit 201, first is adjusted
Examination unit 202, and the first creating unit 201 in the embodiment of the present invention two, the first debugging unit 202 can be by hardware
Manage device (hardware processor) to realize correlation function, wherein：
First creating unit 201, for creating character device node；
First debugging unit 202, for based on described character device node, being connected IIC equipment to described microprocessor
Debugged；Wherein, described microprocessor is connected by iic bus with described IIC equipment.
Microprocessor in the present embodiment is in a debugging system, and described debugging system also includes IIC equipment and debugging
Equipment, wherein, microprocessor, IIC equipment and commissioning device are connected by iic bus.Iic bus have two bus lines,
Article one, it is serial data line (SDA), one is serial time clock line (SCL).SDA is responsible for data transfer, and SCL is responsible for data transfer
Clock is synchronous.IIC equipment is connected with microprocessor by this two buses.Wherein, commissioning device be used for receiving user's input or
The relevant parameter information of editor, and by this relevant parameter information processing, then communicated with IIC equipment.Such as：By debugging
Equipment write is specific to be instructed, and writes the instruction into microprocessor the character device node creating, and then character device node
Instruction can be sent to the corresponding register of IIC equipment, to complete the process to the corresponding register of IIC equipment, to control IIC
Equipment realizes corresponding function.In the present embodiment, commissioning device can be the electronic equipments such as desktop computer, notebook computer,
Can be other electronic equipments, here, the application is not restricted.
In the present embodiment, described first creating unit 201 specifically includes：
First creation module, for the rule based on operating system, creates described character device node.
In the present embodiment, described first debugging unit 202, including：
First acquisition module, writes preset instructions for obtaining microprocessor to described character device node；
First debugging module, for being debugged to described IIC equipment based on described preset instructions.
Described preset instructions include the corresponding register to described IIC equipment and are written and read the reading instruction of operation and/or write
Instruction.
When described preset instructions are write command, in described write command, comprise device address information, the institute of described IIC equipment
The data stated the corresponding register information of IIC equipment and need write；
When described preset instructions are reading instruction, in described reading instruction, comprise device address information, the institute of described IIC equipment
State the corresponding register information of IIC equipment.
Due to multiple IIC equipment can be connected on iic bus, each IIC equipment all defined uniquely can home address information,
And, to there being multiple registers, the corresponding control function of each register is different for each IIC equipment, and each register corresponds to
Address information also different.So, default reading instruction has corresponding form with write command definition.Wherein, in described default finger
When making as write command, comprise the device address information of described IIC equipment in described write command, described IIC equipment is corresponding deposits
Device information and the data needing write.Such as：When needing to carry out write operation to IIC equipment it is only necessary to directly by as follows
Instruction format write characters device node.Write command form is as follows：" accordingly the depositing of IIC device address _ IIC equipment
The data that device address _ needs are write ".When described preset instructions are reading instruction, in described reading instruction, comprise setting of described IIC equipment
Standby address information, the corresponding register information of described IIC equipment.Such as：When needing to read sub- IIC equipment, according to following lattice
Formula reads character device node.Reading instruction form is as follows：" corresponding registers address _ the needs of IIC device address _ IIC equipment
The data amount check read ".
Due to when debugging to IIC equipment, it is possible that IIC device program mistake or to IIC functions of the equipments
The situation of modification, if by debud mode of the prior art it is necessary in the modification of commissioning device end or write related function
Program, then, generates executable program, burning enters in the driving in microprocessor, holds by microprocessor after debugging
This executable program of row just enables the modification to IIC functions of the equipments or debugging.And pass through the microprocessor in the present embodiment,
By preset instructions defined above, the reading instruction of above-mentioned form and/or write command are written in by microprocessor by commissioning device
Character device node in device, character device node will instruct write accordingly to the corresponding register of IIC equipment, you can it is right to realize
The debugging of IIC functions of the equipments and control.So, efficiently solve prior art exist IIC equipment debugging process more time-consuming,
The low technical problem of debugging efficiency, realizes effectively improving the debugging efficiency of IIC equipment, quickly and easily IIC equipment is carried out
The technique effect of debugging.
Device embodiment described above is only that schematically the wherein said unit illustrating as separating component can
To be or to may not be physically separate, as the part that unit shows can be or may not be physics list
Unit, you can with positioned at a place, or can also be distributed on multiple NEs.Can be selected it according to the actual needs
In the purpose to realize this embodiment scheme for some or all of module.Those of ordinary skill in the art are not paying creativeness
Work in the case of, you can to understand and to implement.
Through the above description of the embodiments, those skilled in the art can be understood that each embodiment can
Mode by software plus necessary general hardware platform to be realized naturally it is also possible to pass through hardware.Based on such understanding, on
That states that technical scheme substantially contributes to prior art in other words partly can be embodied in the form of software product, should
Computer software product can store in a computer-readable storage medium, such as ROM/RAM, magnetic disc, CD etc., including some fingers
Order is with so that a computer equipment (can be personal computer, server, or network equipment etc.) executes each enforcement
Example or some partly described methods of embodiment.
Finally it should be noted that：Above example only in order to technical scheme to be described, is not intended to limit；Although
With reference to the foregoing embodiments the present invention is described in detail, it will be understood by those within the art that：It still may be used
To modify to the technical scheme described in foregoing embodiments, or equivalent is carried out to wherein some technical characteristics；
And these modification or replace, do not make appropriate technical solution essence depart from various embodiments of the present invention technical scheme spirit and
Scope.
Claims (10)
1. a kind of IIC apparatus debugging method is it is characterised in that include：
Microprocessor creates character device node；
Microprocessor is based on described character device node, debugs to being connected IIC equipment with described microprocessor；Wherein, institute
State microprocessor to be connected by iic bus with described IIC equipment.
2. method according to claim 1 is it is characterised in that described microprocessor creates character device node, specially：
The rule based on operating system for the described microprocessor, creates described character device node.
3. method according to claim 1 is it is characterised in that described microprocessor is based on described character device node, right
It is connected IIC equipment with described microprocessor to be debugged, specifically include：
Described microprocessor obtains and writes preset instructions to described character device node；
Described microprocessor is debugged to described IIC equipment based on described preset instructions.
4. method according to claim 3 it is characterised in that described preset instructions include corresponding to described IIC equipment
Register is written and read reading instruction and/or the write command operating.
5. method according to claim 4 it is characterised in that described preset instructions be write command when, described write command
In comprise the number of the device address information of described IIC equipment, the corresponding register information of described IIC equipment and needs write
According to；
When described preset instructions are reading instruction, in described reading instruction, comprise the device address information of described IIC equipment, described
The corresponding register information of IIC equipment.
6. a kind of microprocessor is it is characterised in that include：
First creating unit, for creating character device node；
First debugging unit, for based on described character device node, adjusting to being connected IIC equipment with described microprocessor
Examination；Wherein, described microprocessor is connected by iic bus with described IIC equipment.
7. microprocessor according to claim 6 is it is characterised in that described first creating unit specifically includes：
First creation module, for the rule based on operating system, creates described character device node.
8. microprocessor according to claim 6 is it is characterised in that described first debugging unit, including：
First acquisition module, writes preset instructions for obtaining microprocessor to described character device node；
First debugging module, for being debugged to described IIC equipment based on described preset instructions.
9. microprocessor according to claim 8 is it is characterised in that described preset instructions are included to described IIC equipment pair
The register answered is written and read reading instruction and/or the write command operating.
10. microprocessor according to claim 9 is it is characterised in that when described preset instructions are write command, described write
Device address information, the corresponding register information of described IIC equipment and the needs write of described IIC equipment is comprised in instruction
Data；
When described preset instructions are reading instruction, in described reading instruction, comprise the device address information of described IIC equipment, described
The corresponding register information of IIC equipment.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610720143.9A CN106383777A (en) | 2016-08-24 | 2016-08-24 | IIC equipment debug method and microprocessor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610720143.9A CN106383777A (en) | 2016-08-24 | 2016-08-24 | IIC equipment debug method and microprocessor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106383777A true CN106383777A (en) | 2017-02-08 |
Family
ID=57917024
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610720143.9A Pending CN106383777A (en) | 2016-08-24 | 2016-08-24 | IIC equipment debug method and microprocessor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106383777A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463662A (en) * | 2020-12-16 | 2021-03-09 | 福州创实讯联信息技术有限公司 | Method and terminal for controlling I2C equipment by user mode |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003131902A (en) * | 2001-10-24 | 2003-05-09 | Toshiba Corp | Software debugger, system-level debugger, debug method and debug program |
| CN1956439A (en) * | 2006-09-22 | 2007-05-02 | 中国科学院计算技术研究所 | Service debugging device and method faced to service system structure |
-
2016
- 2016-08-24 CN CN201610720143.9A patent/CN106383777A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003131902A (en) * | 2001-10-24 | 2003-05-09 | Toshiba Corp | Software debugger, system-level debugger, debug method and debug program |
| CN1956439A (en) * | 2006-09-22 | 2007-05-02 | 中国科学院计算技术研究所 | Service debugging device and method faced to service system structure |
Non-Patent Citations (1)
| Title |
|---|
| 张扬等: "基于I2C接口的MCU中FLASH编程模块的设计与实现", 《第十七届计算机工程与工艺年会暨第三届微处理器技术论坛论文集》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463662A (en) * | 2020-12-16 | 2021-03-09 | 福州创实讯联信息技术有限公司 | Method and terminal for controlling I2C equipment by user mode |
| CN112463662B (en) * | 2020-12-16 | 2024-04-05 | 福州创实讯联信息技术有限公司 | Method and terminal for user mode control of I2C equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6212625B1 (en) | General purpose dynamically programmable state engine for executing finite state machines | |
| EP3242214B1 (en) | Method and device for protecting information of mcu chip | |
| CN104598402A (en) | Flash memory controller and control method of flash memory controller | |
| CN107907814B (en) | Method for improving mass production test efficiency of chips | |
| CN107066746B (en) | Method for realizing PCA9555 function through CPLD based on I2C interface | |
| CN109933475A (en) | A kind of hard disk hot-plug processing system, method and device | |
| CN107273245B (en) | Operation device and operation method | |
| CN109933315A (en) | A kind of patterned transaction processing system and method | |
| CN111294413B (en) | Method, device and readable medium for determining Internet Protocol (IP) address | |
| CN113849433A (en) | Bus controller execution method and device, bus controller, computer equipment and storage medium | |
| JP6042454B2 (en) | User-generated data center power saving | |
| CN101421705B (en) | Multi media card with high storage capacity | |
| KR100288670B1 (en) | Method and apparatus for data alignment | |
| CN103793263A (en) | DMA transaction-level modeling method based on Power PC processor | |
| CN103617135B (en) | The method and device of digital independent in a kind of storage device | |
| CN106383777A (en) | IIC equipment debug method and microprocessor | |
| CN102193860A (en) | Microcontroller online debugging circuit and method as well as microcontroller | |
| CN102880574B (en) | Method for simulating low speed parallel interface by using GPIO (general purpose input output) | |
| CN109324838B (en) | Execution method and execution device of single chip microcomputer program and terminal | |
| CN104573421A (en) | Multi-partition based MCU chip information protection method and device | |
| CN105183676A (en) | Memory write protection system and method | |
| CN105488009A (en) | FRU read/write method and read/write system | |
| CN109753470A (en) | A kind of control method, micro-control unit and computer storage medium | |
| CN103077104A (en) | Verification method, device and system for on-chip system | |
| CN203149572U (en) | EDA comprehensive experimental platform based on FPGA chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170208 |