CN106033383B - The control circuit of hard disk cresset - Google Patents

The control circuit of hard disk cresset Download PDF

Info

Publication number
CN106033383B
CN106033383B CN201510124490.0A CN201510124490A CN106033383B CN 106033383 B CN106033383 B CN 106033383B CN 201510124490 A CN201510124490 A CN 201510124490A CN 106033383 B CN106033383 B CN 106033383B
Authority
CN
China
Prior art keywords
signal
hard disk
logic
control
logical zero
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510124490.0A
Other languages
Chinese (zh)
Other versions
CN106033383A (en
Inventor
张哲维
王季兴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunda Computer Technology Kunshan Co Ltd
Mitac International Corp
Original Assignee
Kunda Computer Technology Kunshan Co Ltd
Mitac International Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunda Computer Technology Kunshan Co Ltd, Mitac International Corp filed Critical Kunda Computer Technology Kunshan Co Ltd
Priority to CN201510124490.0A priority Critical patent/CN106033383B/en
Publication of CN106033383A publication Critical patent/CN106033383A/en
Application granted granted Critical
Publication of CN106033383B publication Critical patent/CN106033383B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Optical Communication System (AREA)

Abstract

The present invention provides a kind of control circuit of hard disk cresset, suitable for receiving a status signal from a hard disk, and generates a driving signal accordingly to control a lumination of light emitting diode, and includes one first module and one second module.First module includes a timer and a multiplexer, which receives the status signal, and according to the logical value of the status signal, and exports a selection signal.The multiplexer selects the one of them of the status signal and the reference voltage of an instruction logic according to the selection signal, and exports as a control signal.Second module generates the driving signal according to the control signal.It can make the lumination of light emitting diode can be controlled, correctly to indicate the state of the hard disk from various different hard disks and with the status signal of different definition by the control circuit.

Description

The control circuit of hard disk cresset
[technical field]
The invention relates to a kind of control circuits, particularly relate to a kind of control circuit of hard disk cresset.
[background technique]
Known computer system is electrically connected the hard disk (HDD) and a green of the microprocessor comprising a microprocessor, one The light emitting diode (LED) of light.The hard disk provide a status signal come control the light emitting diode whether shine and whether flash, To indicate the operating state of the hard disk.The hard disk operation is in a first state (Present State) and one second state Between (Active State), in the first state, the hard disk is with the microprocessor line, and the hard disk is in idle (Idle) state, the status signal from the hard disk are logical zero or logic 1, issue green to control the light emitting diode Light.In second state, the hard disk with the microprocessor line, and the hard disk be in read or write state, from should The status signal of hard disk is beated between logical zero and logic 1, to control the green light that the light emitting diode issues flashing.
Although the status signal meets the sequence general service at the interface Serial Attached SCSI (SAS) HDD LED Input/output (Serial General Purpose Input/Output;SGPIO) standardize, but it is practical different labels even In hard disk design with label different model, but have to the definition of the status signal significantly different, such as Seagate (Seagate) fixed For the hard disk of its production of justice in the first state, which is logical zero, to control one first lumination of light emitting diode, When second state, which beats between logical zero and logic 1, to control first LED flash.It reviews Hitachi (Hitachi) defines the hard disk of its production in the first state, which is logic 1, with one second hair of control Optical diode shine, in second state, which beats between logical zero and logic 1, with control this second shine Diode flashing.
Therefore, the light emitting diode of known computer system must be adopted for different labels or the hard disk of different model It is designed with two kinds, for example, if design is used in the hard disk of Seagate to the second light emitting diode of the hard disk of Hitachi, due to day Second light emitting diode of legislate lattice just shines when logic 1, and in the first state, hard disk institute's output state of Seagate is believed Number be logical zero, cause second light emitting diode not shine and show mistake.In another example the computer system be a server and When hard disk and multiple light emitting diodes with multiple and different labels or different model, send out the grade light emitting diodes normally Light is become with indicating respectively the states of the grade hard disks as an important project.
[summary of the invention]
Therefore, the main object of the present invention is providing a kind of control circuit, with fixed for difference described in prior art The status signal of justice, can control lumination of light emitting diode, correctly to indicate the state of the hard disk.
Then, the control circuit of hard disk cresset of the present invention, suitable for receiving a status signal from a hard disk, and at least A driving signal is generated to control a lumination of light emitting diode according to the status signal, and includes one first module and one second mould Block.First module includes a timer and a multiplexer.
The timer receives the status signal from the hard disk, and exports a selection signal.When the status signal is to patrol When collecting 1, which is logical zero, when the status signal is logical zero, the timer counting starts, and the selection signal is Logical zero, until a predetermined time, which becomes logic 1.
The multiplexer receives the reference voltage and the selection signal of the status signal, an instruction logic 1, and exports a control Signal processed.When the selection signal is logical zero, the logical value of the control signal is equal to the status signal, when the selection signal is When logic 1, the logical value of the control signal is equal to 1.
Second module receives the control signal, and according at least to the control signal, generates the driving signal.
Compared with prior art, the present invention generates selection letter using the timer of the first module of the control circuit Number, which selects the one of them of the status signal and logic 1 for the control signal further according to the selection signal, this second Module generates the driving signal further according to the control signal, to control the lumination of light emitting diode, correctly to indicate the hard disk State.It in other words, can by the design so that after the status signal is maintained at 1 a period of time of logical zero or logic When it is bright correctly to control the light emitting diode perseverance, and alternately to change between logical zero and logic 1 when the status signal, energy Correctly control LED flash.
[Detailed description of the invention]
The other features and effect of the present invention, will clearly be presented in the embodiment referring to schema, in which:
Fig. 1 is a block diagram, illustrates an embodiment of the control circuit of hard disk cresset of the present invention.
Fig. 2 is a timing diagram, illustrates the status signal and a driving signal of the first aspect of the embodiment of the present invention Relationship.
Fig. 3 is a timing diagram, illustrates the status signal and a driving signal of second of aspect of the embodiment of the present invention Relationship.
Fig. 4 is a timing diagram, illustrates the status signal and a driving signal of the third aspect of the embodiment of the present invention Relationship.
Fig. 5 is a timing diagram, illustrates the status signal and a driving signal of the 4th kind of aspect of the embodiment of the present invention Relationship.
[specific embodiment]
Refering to fig. 1, it includes a hard disk 3, a micro process that the embodiment of the control circuit of hard disk cresset of the present invention, which is suitable for one, The computer system of device 4, one first light emitting diode 5 and one second light emitting diode 6, to receive the shape from the hard disk 3 A state signal RDY and line signal PRES, and receive the mistake letter of an off-lined signal Offline and one from the microprocessor 4 Number Fault, and according to status signal RDY, line signal PRES, off-lined signal Offline and the error signal Fault generates an a driving signal Active and caution signal False, with control respectively first light emitting diode 5 and this Two light emitting diodes 6 shine.When first light emitting diode 5 shines, green light is generated, when which shines, Generate red light.
In the present embodiment, the status signal RDY from the hard disk 3 and line signal PRES meet Serial Sequence general service input/output (the Serial General Purpose at the interface Attached SCSI (SAS) HDD LED Input/Output;SGPIO it) standardizes.But it in other embodiments, also may conform to other similar specification or standard.
The hard disk 3 operates in a first state (Present State), one second state (Active State), one Three condition (Not Present State), one the 4th state (Fault State) and one the 5th state (Offline State) Between.
In the first state, the hard disk 3 is with 4 line of microprocessor, and the hard disk 3 is in idle (Idle) shape State, the line signal PRES from the hard disk 3 are logic 1, and the status signal RDY from the hard disk 3 is logical zero or logic 1, error signal Fault and off-lined signal Offline from the microprocessor 4 are logical zero, at this point, first hair Optical diode 5 issues green light, and second light emitting diode 6 does not shine.
In second state, the hard disk 3 with 4 line of microprocessor, and the hard disk 3 be in read or write-in shape State, the line signal PRES from the hard disk 3 are logic 1, and the status signal RDY from the hard disk 3 is in logical zero and logic It beating between 1, error signal Fault and off-lined signal Offline from the microprocessor 4 are logical zero, at this point, First light emitting diode 5 issues the green light of flashing, and second light emitting diode 6 does not shine.
In the third state, the hard disk 3 and the non-line of microprocessor 4, the line signal PRES from the hard disk 3 For logical zero, at this point, first light emitting diode 5 and the second light emitting diode 6 do not shine.
In four states, the line signal PRES from the hard disk 3 is logic 1, being somebody's turn to do from the microprocessor 4 The logical value of error signal Fault is 1, at this point, first light emitting diode 5 does not shine, and second light emitting diode 6 issues Red light.
In five states, the line signal PRES from the hard disk 3 is logic 1, being somebody's turn to do from the microprocessor 4 The logical value of error signal Fault and off-lined signal Offline are respectively 0 and 1, at this point, first light emitting diode 5 is not sent out Light, and second light emitting diode 6 issues the red light of flashing.
The control circuit includes one first module 1 and one second module 2.First module 1 includes a timer 11 and one Multiplexer 12.The timer 11 receives the status signal RDY from the hard disk 3, and exports a selection signal.When the state is believed When number RDY is logic 1, which is logical zero, and when status signal RDY is logical zero, which is started counting, And the selection signal is logical zero, until a predetermined time, which becomes logic 1.In the present embodiment, this is pre- Fix time is 500 milliseconds.
The multiplexer 12 receives status signal RDY from the hard disk 3, the reference voltage of an instruction logic 1 and the choosing Signal is selected, and exports a control signal.When the selection signal is logical zero, the logical value of the control signal is believed equal to the state Number RDY, when the selection signal is logic 1, the logical value of the control signal is equal to 1.
Second module 2 receives off-lined signal Offline and error signal Fault from the microprocessor 4, and Line signal PRES from the hard disk 3.When line signal PRES, off-lined signal Offline and the error signal When Fault is respectively logic 1, logical zero and logical zero, the logical value of driving signal Active is equal to the control signal, otherwise, The logical value of driving signal Active is 0.Second module 2 includes one first reverser 22, one first and door 24, one second Reverser 23, one second and door 25, a third and door 26 and a pattern generator (Pattern Generator) 21.
First reverser 22 receives the error signal Fault from the microprocessor 4, and by the error signal After the logical value of Fault makees inverse operation (NOT), an output signal is generated.
The first and line signal PRES of the reception from the hard disk 3 of door 24, and being somebody's turn to do from first reverser 22 Output signal, and by after the logical value of the line signal PRES and output signal work and operation (AND), generate an output letter Number.
Second reverser 23 receives the off-lined signal Offline from the microprocessor 4, and by the off-lined signal After the logical value of Offline makees inverse operation (NOT), an output signal is generated.
This second with door 25 receive this from this first with the output signal of door 24, and from second reverser 23 The output signal, and by after the logical value of two output signal work and operation (AND), generate an output signal.
The third and door 26 receive from this second with the output signal of door 25, and the control from first module 1 Signal processed, and by after the output signal and control signal work and operation (AND), generate driving signal Active.
The pattern generator 21 receives off-lined signal Offline and the error signal from the microprocessor 4 Fault, and generate caution signal False accordingly to drive second light emitting diode 6.When error signal Fault is to patrol When collecting 1, caution signal False is logic 1, issues red light to control second light emitting diode 6.When the error signal When Fault is logical zero and off-lined signal Offline is logic 1, error signal Fault is one with a fixed cycle Pulse wave signal, to control the red light that second light emitting diode 6 issues flashing.When error signal Fault is logical zero and should When off-lined signal Offline is logical zero, error signal Fault is logical zero.
It is refering to fig. 1 a timing diagram respectively to Fig. 5, Fig. 2 to Fig. 5, illustrates the status signal RDY of four kinds of aspects and right The relationship between four kinds of selection signals, control signal and driving signal Active answered.Fig. 2 and Fig. 3 is to illustrate the first respectively And the status signal RDY of second of aspect, definition are such as Seagate hard disk 3 produced, the hard disk 3 is in the first state When (Present State), status signal RDY is logical zero.Fig. 4 and Fig. 5 illustrates third and fourth kind aspect respectively Status signal RDY, definition are such as Hitachi's hard disk 3 produced, and in the first state, status signal RDY is the hard disk 3 Logic 1.Below for convenience of description for the sake of, it is assumed that off-lined signal Offline and the error signal from the microprocessor 4 Fault is logical zero, and the line signal PRES from the hard disk 3 is logic 1, and before the instant, what which generated Status signal RDY is not yet stable, and is in and beats between logic 1 and logical zero, and before moment t0 in a flash, the shape State signal RDY is logic 1.
Refering to fig. 1 with Fig. 2, it is assumed that the duty ratio of the pulse wave of status signal RDY caused by the first hard disk 3 is 50%, and pulse bandwidth T2 is 650 milliseconds.Between moment t0~t1, which is operated in the first state, in moment t0 When, status signal RDY becomes logical zero, at this point, the timer 11 of the first module 1 of the control circuit starts counting, and the choosing Selecting signal is logical zero, and the logic of the control signal is equal to status signal RDY, i.e. logical zero, and driving signal Active's patrols It collects and is equal to the control signal, i.e. logical zero.In moment t0+0.5, the selection signal of the timer 11 output becomes logic 1, At this point, the logical value of the control signal becomes 1, the logical value of driving signal Active also becomes 1, with control this first shine Diode 5 issues green light.
Between moment t1~t5, which is operated in second state, and in moment t1, status signal RDY becomes Logic 1, at this point, the selection signal is logical zero, the control signal and driving signal Active are logic 1, with control this first Light emitting diode 5 issues green light.In moment t2, the status signal RDY becomes logical zero, the selection signal, control letter Number and driving signal Active be logical zero, do not shone with controlling first light emitting diode 5, when moment t2+0.5, should Selection signal, the control signal, driving signal Active become logic 1, issue green to control first light emitting diode 5 Light.
Between moment t3~t5, the variation of driving signal Active is identical as between moment t1~t3, therefore, Between moment t1~t5, which is controlled by driving signal Active, issues the green light of flashing.When After carving t5, the hard disk 3 operation is in the first state, and driving signal Active is logic 1, to control first light-emitting diodes Pipe 5 issues green light.
From the point of view of explanation by the status signal RDY of the first above-mentioned aspect, for the specification of Seagate, when hard disk 3 exists When the first state, status signal RDY is logical zero, and the control signal and driving signal Active are logic 1, are made First light emitting diode 5 issues green light, and in second state, which jumps between logic 1 and logical zero It is dynamic, and pulse bandwidth T2 is greater than under conditions of predetermined time T1, and first light emitting diode 5 can be made to issue the green of flashing Light.
Refering to fig. 1 with Fig. 3, it is assumed that the duty ratio of the pulse wave of status signal RDY caused by second hard disk 3 is 50%, and pulse bandwidth T3 is 325 milliseconds.Between moment t0~t1, which is operated in the first state, in moment t0 When, status signal RDY becomes logical zero, at this point, the timer 11 of the first module 1 of the control circuit starts counting, and the choosing Selecting signal is logical zero, and the logic of the control signal is equal to status signal RDY, i.e. logical zero, and driving signal Active's patrols It collects and is equal to the control signal, i.e. logical zero.In moment t0+0.5, the selection signal of the timer 11 output becomes logic 1, At this point, the logical value of the control signal becomes 1, the logical value of driving signal Active also becomes 1, with control this first shine Diode 5 issues green light.
Between moment t1~t7, which is operated in second state, and in moment t1, status signal RDY becomes Logic 1, at this point, the selection signal is logical zero, the control signal and driving signal Active are logic 1, with control this first Light emitting diode 5 issues green light.In moment t2, the status signal RDY becomes logical zero, the selection signal, control letter Number and driving signal Active be logical zero, do not shone with controlling first light emitting diode 5.
Between moment t3~t5 and t5~7, the variation of driving signal Active is identical as between moment t1~t3, Therefore, between moment t1~t7, which is controlled by driving signal Active, issues the green of flashing Light.After moment t7, which is operated in the first state, and driving signal Active becomes logic in moment t6+0.5 1, green light is issued to control first light emitting diode 5.
From the point of view of explanation by the status signal RDY of above-mentioned second of aspect, for the specification of Seagate, when hard disk 3 exists When the first state, status signal RDY is logical zero, and the control signal and driving signal Active are logic 1, are made First light emitting diode 5 issues green light, and in second state, which jumps between logic 1 and logical zero It is dynamic, and pulse bandwidth T3 is less than under conditions of predetermined time T1, and first light emitting diode 5 can be made to issue the green of flashing Light.
Refering to fig. 1 with Fig. 4, it is assumed that the duty ratio of the pulse wave of status signal RDY caused by the third hard disk 3 is 50%, and pulse bandwidth T2 is 650 milliseconds.Between moment t0~t1, which is operated in the first state, in moment t0 When, status signal RDY is logic 1, at this point, the selection signal that the timer 11 of the first module 1 of the control circuit exports Logic for logical zero, the control signal is equal to status signal RDY, i.e. logic 1, the logic of driving signal Active is equal to The control signal, i.e. logic 1 issue green light to control first light emitting diode 5.
Between moment t1~t5, which is operated in second state, and in moment t1, status signal RDY becomes Logical zero, at this point, the timer 11 of the first module 1 of the control circuit starts counting, and the selection signal is logical zero, the control The logic of signal is equal to status signal RDY, i.e. logical zero, and the logic of driving signal Active is equal to the control signal, that is, patrols 0 is collected, is not shone with controlling first light emitting diode 5.In moment t1+0.5, the selection signal of the timer 11 output becomes For logic 1, at this point, the logical value of the control signal becomes 1, the logical value of driving signal Active also becomes 1, should with control First light emitting diode 5 issues green light.In moment t2, the status signal RDY becomes logic 1, the selection signal, the control Signal processed and driving signal Active are logic 1, are shone with controlling first light emitting diode 5.
Between moment t3~t5, the variation of driving signal Active is identical as between moment t1~t3, therefore, Between moment t1~t5, which is controlled by driving signal Active, issues the green light of flashing.When After carving t5, the hard disk 3 operation is in the first state, and driving signal Active is logic 1, to control first light-emitting diodes Pipe 5 issues green light.
From the point of view of explanation by the status signal RDY of the third above-mentioned aspect, for the specification of Hitachi, when hard disk 3 exists When the first state, status signal RDY is logic 1, and the control signal and driving signal Active are logic 1, are made First light emitting diode 5 issues green light, and in second state, which jumps between logic 1 and logical zero It is dynamic, and pulse bandwidth T2 is greater than under conditions of predetermined time T1, and first light emitting diode 5 can be made to issue the green of flashing Light.
Refering to fig. 1 with Fig. 5, it is assumed that the duty ratio of the pulse wave of status signal RDY caused by the 4th kind of hard disk 3 is 50%, and pulse bandwidth T3 is 350 milliseconds.Between moment t0~t1, which is operated in the first state, in moment t0 When, status signal RDY is logic 1, at this point, the selection signal that the timer 11 of the first module 1 of the control circuit exports Logic for logical zero, the control signal is equal to status signal RDY, i.e. logic 1, the logic of driving signal Active is equal to The control signal, i.e. logic 1 issue green light to control first light emitting diode 5.
Between moment t1~t7, which is operated in second state, and in moment t1, status signal RDY becomes Logical zero, at this point, the timer 11 of the first module 1 of the control circuit starts counting, and the selection signal is logical zero, the control The logic of signal is equal to status signal RDY, i.e. logical zero, and the logic of driving signal Active is equal to the control signal, that is, patrols 0 is collected, is not shone with controlling first light emitting diode 5.In moment t2, the status signal RDY becomes logic 1, the selection Signal, the control signal and driving signal Active are logic 1, are shone with controlling first light emitting diode 5.
Between moment t3~t5 and t5~t7, the variation of driving signal Active and the phase between moment t1~t3 Together, therefore, between moment t1~t7, which is controlled by driving signal Active, issues the green of flashing Coloured light.After moment t7, in the first state, driving signal Active is logic 1 for the hard disk 3 operation, with control this One light emitting diode 5 issues green light.
From the point of view of explanation by the status signal RDY of above-mentioned 4th kind of aspect, for the specification of Hitachi, when hard disk 3 exists When the first state, status signal RDY is logic 1, and the control signal and driving signal Active are logic 1, are made First light emitting diode 5 issues green light, and in second state, which jumps between logic 1 and logical zero It is dynamic, and pulse bandwidth T3 is less than under conditions of predetermined time T1, and first light emitting diode 5 can be made to issue the green of flashing Light.
What is particularly worth mentioning is that: after the timer 11 of the first module 1 of the control circuit starts counting, pre- by this After fixing time, the selection signal exported can be become logic 1, in the present embodiment, which is 500 milliseconds, In other embodiments, which can also be other values, the size of the predetermined time, as long as making driving signal Active Pulse bandwidth can be enough the flashing for making human eye discover first light emitting diode 5 variation.In addition, by control electricity First module 1 on road and the design of second module 2 are also avoided that first light emitting diode 5 and second light-emitting diodes The mistake that pipe 6 shines simultaneously occurs.That is, the control circuit has the mechanism of priority, it is used to refer to abnormality, i.e., The off-lined signal Fault of 4th state (Fault State) and the 5th state (Offline State) and the mistake are believed Number Offline, which controls second light emitting diode 6 and issues the priority of red light, is higher than instruction normal condition, the i.e. first state (Present State) and the status signal RDY of second state (Active State) control first light emitting diode 5 Issue green light.Therefore will not that there is a situation where first light emitting diode 5 and second light emitting diodes 6 is luminous simultaneously, make The user of the computer system can correctly understand the operating state of hard disk.
In conclusion whether such as the specification of Seagate or Hitachi, for the various different definitions that the status signal has, all The selection signal can be generated by the timer 11 of the first module 1 of the control circuit, which believes further according to the selection Number select the one of them of status signal RDY and logic 1 for the control signal, second module 2 further according to the control signal, Line signal PRES, off-lined signal Offline and error signal Fault, generate driving signal Active, with control Two lumination of light emitting diode is made, correctly to indicate the state of the hard disk 3, therefore the purpose of the present invention can be reached really.
Only as described above, only presently preferred embodiments of the present invention cannot limit the range of implementation of the invention with this, The simple equivalent changes and modifications made generally according to the claims in the present invention and patent specification content all still belong to the present invention In the range that patent covers.

Claims (6)

1. a kind of control circuit of hard disk cresset, suitable for receiving a status signal from a hard disk, and according at least to the shape State signal generate a driving signal to control a lumination of light emitting diode, characterized by comprising:
One first module, comprising:
One timer receives the status signal from the hard disk, and exports a selection signal, when the status signal is logic 1 When, which is logical zero, when the status signal is logical zero, the timer counting starts, and the selection signal is to patrol 0 is collected, until a predetermined time, which becomes logic 1;And
One multiplexer, receives the reference voltage and the selection signal of the status signal, an instruction logic 1, and exports a control letter Number, when the selection signal is logical zero, the logical value of the control signal is equal to the status signal, when the selection signal is logic 1 When, the logical value of the control signal is equal to 1;And
One second module receives the control signal, and according at least to the control signal, generates the driving signal.
2. the control circuit of hard disk cresset as described in claim 1, which is characterized in that the predetermined time is 500 milliseconds.
3. the control circuit of hard disk cresset as described in claim 1, which is characterized in that second module also receives micro- from one An off-lined signal and an error signal for processor, and the line signal from the hard disk, when the line signal, the offline letter Number and error signal when being respectively logic 1, logical zero and logical zero, the logical value of the driving signal is equal to the control signal, Otherwise, the logical value of the driving signal is 0.
4. the control circuit of hard disk cresset as claimed in claim 3, which is characterized in that second module includes:
One first reverser receives the error signal from the microprocessor, and generates an output signal;
One first and door, the line signal from the hard disk, and the output signal from first reverser are received, and produce A raw output signal;
One second reverser receives the off-lined signal from the microprocessor, and generates an output signal;
One second and door, receive this from this first with the output signal of door, and the letter of the output from second reverser Number, and generate an output signal;And
One third and door, receive from this second with the output signal of door, and the control signal from first module, and Generate the driving signal.
5. the control circuit of hard disk cresset as claimed in claim 4, which is characterized in that second module further includes that a pattern produces Raw device, which receives the off-lined signal and the error signal from the microprocessor, and generates a caution signal To drive another lumination of light emitting diode, when the error signal is logic 1, which is logic 1, when the error signal For logical zero and when the off-lined signal is logic 1, which is a pulse wave signal with a fixed cycle, when the mistake When signal is logical zero and the off-lined signal is logical zero, which is logical zero.
6. the control circuit of hard disk cresset as claimed in claim 5, which is characterized in that the predetermined time is 500 milliseconds.
CN201510124490.0A 2015-03-20 2015-03-20 The control circuit of hard disk cresset Active CN106033383B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510124490.0A CN106033383B (en) 2015-03-20 2015-03-20 The control circuit of hard disk cresset

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510124490.0A CN106033383B (en) 2015-03-20 2015-03-20 The control circuit of hard disk cresset

Publications (2)

Publication Number Publication Date
CN106033383A CN106033383A (en) 2016-10-19
CN106033383B true CN106033383B (en) 2018-12-11

Family

ID=57149142

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510124490.0A Active CN106033383B (en) 2015-03-20 2015-03-20 The control circuit of hard disk cresset

Country Status (1)

Country Link
CN (1) CN106033383B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108319540B (en) * 2017-01-18 2020-08-11 佛山市顺德区顺达电脑厂有限公司 Hard disk lamp signal control system
CN110321263B (en) * 2018-03-29 2023-06-06 佛山市顺德区顺达电脑厂有限公司 Hard disk monitoring system
CN109062773B (en) * 2018-08-03 2021-07-16 联想(北京)有限公司 Information processing method and electronic equipment
CN112286855B (en) * 2020-10-23 2023-01-06 苏州浪潮智能科技有限公司 Adaptive SGPIO decoder realized through logic chip and program

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102929766A (en) * 2012-10-24 2013-02-13 浙江宇视科技有限公司 Method, device and storage system for turning on state indicator lamps of hard disks
CN103823733A (en) * 2012-11-16 2014-05-28 英业达科技有限公司 Hard disk status display device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102467417B (en) * 2010-11-19 2014-04-23 英业达股份有限公司 Computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102929766A (en) * 2012-10-24 2013-02-13 浙江宇视科技有限公司 Method, device and storage system for turning on state indicator lamps of hard disks
CN103823733A (en) * 2012-11-16 2014-05-28 英业达科技有限公司 Hard disk status display device

Also Published As

Publication number Publication date
CN106033383A (en) 2016-10-19

Similar Documents

Publication Publication Date Title
CN106033383B (en) The control circuit of hard disk cresset
US8183789B2 (en) Lighting system for avionics applications and control method thereof
CN103680411B (en) A kind of LED shows single wire transmission circuit and the method for module single point correction data
CN108320533A (en) A kind of method for controlling traffic signal lights and system
CN203164211U (en) Electric connector test adapter
CN206515814U (en) A kind of monitoring hard-disk status device
CN103825594B (en) Power-fail detection circuit based on FPGA network management system and detection method
TW201444316A (en) Controller coupled to visual indicator
CN110795317A (en) Method and system for realizing lighting of self-adaptive hard disk backboard by using CPLD (complex programmable logic device)
CN109360569A (en) A kind of home voice control system and its method
CN106936496B (en) Hot plug device for multiple IIC communication devices
CN104464613A (en) Light emitting diode driving system and control method
US20100026190A1 (en) Led driver circuit and the method thereof
CN105740116B (en) The detection method of hard disk backboard and its serial universal input output signal
CN202339692U (en) Detection device for light emitting diode (LED) display screen driving plate
CN102186288B (en) Intelligent LED (Light Emitting Diode) driving chip
CN107765993A (en) Hard disk interface device
US7847563B2 (en) Test system
CN107248855B (en) Frequency reducing circuit, device and method based on watchdog chip
CN201918142U (en) Light emitting diode (LED) display screen error detection controller
CN108319540A (en) Hard disk lamp number control system
TWI578143B (en) Power management for respective disk in disk array
CN102123538B (en) LED (light-emitting diode) driving device
CN111008161B (en) Control method
CN204291444U (en) A kind of LED control system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant