CN105978571A - Successive approximation analog to digital converter suitable for single and double end input - Google Patents
Successive approximation analog to digital converter suitable for single and double end input Download PDFInfo
- Publication number
- CN105978571A CN105978571A CN201610273712.XA CN201610273712A CN105978571A CN 105978571 A CN105978571 A CN 105978571A CN 201610273712 A CN201610273712 A CN 201610273712A CN 105978571 A CN105978571 A CN 105978571A
- Authority
- CN
- China
- Prior art keywords
- switch
- input
- negative terminal
- selects
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The invention discloses a successive approximation analog to digital converter suitable for single and double end input. The converter comprises an input sampling switch, a positive terminal capacitance array, a negative terminal capacitance array, a comparator, a successive approximation control logic, a positive terminal selection switch array, a negative terminal selection switch array, a control switch group and a change-over switch. The positive terminal capacitance array and the comparator are connected with an external positive phase input signal through the input sampling switch. The negative terminal capacitance array and the comparator are connected with an external negative phase input signal through the input sampling switch. The negative terminal capacitance array is connected with the external negative phase input signal through the control switch group and the change-over switch. The negative terminal selection switch array is connected with an output terminal of the successive approximation control logic and the control switch group. The change-over switch is connected with an external positive phase signal input terminal and the control switch group. The positive terminal selection switch array and the negative terminal selection switch array are connected with a positive reference voltage terminal and a negative reference voltage terminal respectively. The output terminal of the comparator is connected with an input terminal of the successive approximation control logic. By using a technical scheme of the invention, a capacitance area is saved and production cost is reduced.
Description
Technical field
The present invention relates to integrated circuit fields, relate more specifically to a kind of be applicable to single, double end input gradually
Approach analog-digital converter.
Background technology
Refer to the electricity that Fig. 1, Fig. 1 are the present gradually-appoximant analog-digital converter being applicable to the input of single, double end
Line structure figure.Being illustrated in figure 1 traditional gradually-appoximant analog-digital converter being applicable to the input of single, double end is
Resolution is the gradually-appoximant analog-digital converter (SAR ADC) of N position, including input sample switch S1, S2,
Anode capacitor array Cp0, Cp1 of S3, N+1 electric capacity composition ... bearing of CpN, N+1 electric capacity composition
End capacitor array Cn0, Cn1 ... CnN, comparator CMP, Approach by inchmeal controls logic SARL, N+1
The anode of individual switch composition selects switch arrays Sp0, Sp1 ... the negative terminal choosing of SpN, N+1 switch composition
Select switch Sn0, Sn1 ...～SnN；Wherein, VREFP is positive reference voltage, and VREFN is negative benchmark electricity
Pressure, and positive reference voltage, negative reference voltage are described just by the selection switch arrays input of described anode respectively
End capacitor array, similarly, positive reference voltage, negative reference voltage select switch by described negative terminal respectively
Array inputs described negative terminal capacitor array；The most described positive reference voltage still bears benchmark electricity
Pressure inputs described anode capacitor array, then selected to determine by the selection end of each switch of described anode switch arrays,
The most described positive reference voltage is still born reference voltage and is inputted described negative terminal capacitor array, then
Selected to determine, the most as shown in Figure 1 by the selection end of each switch of described negative terminal switch arrays.VIP、VIN
Being respectively outside positive and negative input signal, VCM is an externally input common-mode signal；And at the N+1 anode electric capacity
The two ends short circuit respectively of CpN and the N+1 negative terminal electric capacity CnN has switch SK.
Applying for Differential Input, whole Approach by inchmeal analog-digital conversion process is divided into sampling, keeps two phase places.
During sampling phase, switch S1, S2 Guan Bi, switch S3, Sk disconnection, positive and negative terminal capacitor array is defeated to outside
Enter signal VIP, VIN sampling.Anode capacitor array Cp0, Cp1 ... the top crown of each electric capacity of CpN
Being transfused to outside positive input signal VIP, bottom crown is transfused to negative reference voltage V REFN；Negative terminal capacitor array
Cn0, Cn1 ... the top crown of each electric capacity of CnN is transfused to outside negative input signal VIN, bottom crown quilt
Input positive reference voltage VREFP.Keep phase place time, switch S1, S2, S3, Sk all disconnect, according to than
The comparative result of relatively device output selects the bottom crown of corresponding electric capacity to be to be transfused to positive reference voltage VREFP also by turn
It it is negative reference voltage V REFN.Comparator both end voltage difference is:
Vtp-Vtn=(Da[N-1]/2+Da[N-2]/22+...+Da[1]2n-2+Da[0]2n-1)×(VREFP,VREFN)
-(Db[N-1]/2+Db[N-2]22+...+Db[1]2n-2+Db[0]2n-1)×(VREFP,VREFN)
-(VIP-VIN)
Wherein, Da[i] and Db[i] is reciprocal, i=0～n-1, and Da[i] or DbWhen [i] is " 1 ", corresponding electricity
Hold pole plate and be transfused to positive reference voltage VREFP, if Da[i] or DbWhen [i] is " 0 ", pole under corresponding electric capacity
Plate is transfused to negative reference voltage V REFN.
Single ended input is applied.During sampling phase, switch S1, S3 Guan Bi, switch S2 disconnects.In order to
Ensureing resolution, N invariant position, switch Sk Guan Bi, the electric capacity so participating in sampling adds one times.Because it is single
During end input, only one input signal VIP changes, and another input VCM is common mode electrical level, input
Amplitude reduces half.So positive and negative terminal capacitor array needs the electric capacity of each increase by one CpN, CnN, also
It is exactly to make whole capacitor array add one times.In like manner can obtain comparator input voltage difference is:
Vtp-Vtn=(Da[N]/2+Da[N-1]/22+...+Da[1]/2n-1+Da[0]/2n)×(VREFP,VREFN)
+(VREFP-VREFN)/2
-(Db[N]/2+Db[N-1]/22+...+Db[1]/2n-1+Db[0]/2n)×(VREFP,VREFN)-(VIP-VCM)
From the foregoing, during in order to ensure difference, single ended input, resolution keeps constant, single ended input by
More half as large than Differential Input in input signal amplitude so that during traditional structure single-ended applications, electric capacity needs to increase by one
Times, therefore structure is complicated, and cost is high.
Therefore, it is necessary to provide the gradually-appoximant analog-digital converter being applicable to the input of single, double end of a kind of improvement
Overcome drawbacks described above.
Summary of the invention
It is an object of the invention to provide a kind of gradually-appoximant analog-digital converter being applicable to the input of single, double end, this
Invent electric capacity under single-ended, Differential Input are applied and keep constant, save the capacity area of half, reduce
Production cost.
For achieving the above object, the present invention provides a kind of Approach by inchmeal modulus being applicable to the input of single, double end to turn
Parallel operation, and the resolution of described gradually-appoximant analog-digital converter is N position, N is the natural number more than 1；Its
Including input sample switch, the anode capacitor array of N number of electric capacity composition, the negative terminal electric capacity of N number of electric capacity composition
Array, comparator, Approach by inchmeal control logic, the anode of N number of switch composition selects switch arrays, N number of
The negative terminal of switch composition selects control switches set and the switching switch of switch arrays, N number of switch composition；Described
Anode capacitor array, the normal phase input end of described comparator are all switched and outside positive by described input sample
Input signal end connect, and described anode capacitor array also by described anode select switch arrays with described by
The secondary outfan approaching control logic connects, and described anode selects switch arrays to be connected to described anode electric capacity battle array
Row and Approach by inchmeal control between the outfan of logic；Described negative terminal capacitor array, described comparator anti-phase
Input is all connected with outside negative input signal end by described input sample switch, and described negative terminal electric capacity
Array is connected with outside negative input signal end also by described control switches set and switching switch, and negative terminal selects
Switch arrays control the outfan of logic respectively with described Approach by inchmeal, control switches set is connected, described negative terminal
Switch arrays are selected to be connected between the outfan of described control switches set and Approach by inchmeal control logic, described
Control switches set to be connected between described negative terminal capacitor array and negative terminal selection switch arrays, described switching switch
One end is connected with outside positive signal input part, and the other end is connected with controlling switches set；And anode selects switch
Array, negative terminal select switch arrays to be connected with positive reference voltage end, negative reference voltage terminal respectively, described ratio
The input that the outfan of relatively device controls logic with described Approach by inchmeal is connected.
It is preferred that described input sample switch includes the first switch, second switch and the 3rd switch；Described
One switch one end phase input signal positive with outside end is connected, the other end and described anode capacitor array, comparator
Normal phase input end connect；Described second switch one end is connected with outside negative input signal end, the other end and
Described negative terminal capacitor array, the inverting input of comparator connect；Described 3rd switch one end and external common-mode
Signal input part connects, and the other end is connected with described negative terminal capacitor array, the inverting input of comparator.
It is preferred that the top crown of each electric capacity of described anode capacitor array all with described first switch another
End, the normal phase input end of comparator connect, and the bottom crown of each electric capacity of described anode capacitor array is with corresponding
Anode select switch to connect, the bottom crown of j-th anode electric capacity and j-th anode select to switch and are connected, J
For the natural number more than 1 and less than N；Described anode selects each anode of switch arrays to select the control of switch
The outfan that end processed controls logic with described Approach by inchmeal respectively is connected, and each anode selects the selection end of switch
All it is connected with positive reference voltage end, negative reference voltage terminal.
It is preferred that one end of described switching switch is connected with outside positive signal input part, control switches set
Each end that selects controlling switch selects to open with the other end, the corresponding negative terminal of described switching switch respectively
The negative terminal closing array selects switch to connect, and i-th controls the selection end of switch and selects switch even with i-th negative terminal
Connecing, I is the natural number more than 1 and less than N；Each negative terminal selects the selection end of switch all and positive reference voltage
End, negative reference voltage terminal connect, and each negative terminal selects the control end of switch all to control with described Approach by inchmeal
The outfan of logic connects.
It is preferred that when controlling the level controlling end of each control switch of switches set and being low level, each
The end that selects controlling switch is connected with the other end of described switching switch；When each control controlling switches set
When the level controlling end of switch is high level, the end that selects of each control switch selects to open with corresponding negative terminal
Close and connect.
It is preferred that the bottom crown of each electric capacity of described negative terminal capacitor array all with another of described second switch
End, the other end of the 3rd switch, the inverting input of comparator connect, described negative terminal capacitor array each
The top crown of electric capacity connects with corresponding control switch, and the pole, upper pole of k-th negative terminal electric capacity controls with k-th
Switch connects, and K is the natural number more than 1 and less than N
Compared with prior art, the present invention be applicable to single, double end input gradually-appoximant analog-digital converter by
In adding described control switches set and the on-off control of switching switch so that the lower electricity of single-ended, Differential Input application
Hold and keep constant, save the capacity area of half, reduce production cost.
By description below and combine accompanying drawing, the present invention will become more fully apparent, and these accompanying drawings are used for explaining
Embodiments of the invention.
Accompanying drawing explanation
Fig. 1 is the circuit structure of the gradually-appoximant analog-digital converter being applicable to the input of single, double end of prior art
Figure.
Fig. 2 is the structured flowchart that the present invention is applicable to the gradually-appoximant analog-digital converter of single, double end input.
Fig. 3 is the circuit structure diagram that the present invention is applicable to the gradually-appoximant analog-digital converter of single, double end input.
Detailed description of the invention
With reference now to accompanying drawing, describing embodiments of the invention, element numbers similar in accompanying drawing represents similar unit
Part.As it has been described above, the invention provides a kind of gradually-appoximant analog-digital converter being applicable to the input of single, double end,
Present invention electric capacity under single-ended, Differential Input are applied keeps constant, saves the capacity area of half, reduces
Production cost.
Refer to Fig. 2, Fig. 2 is the knot that the present invention is applicable to the gradually-appoximant analog-digital converter of single, double end input
Structure block diagram.The Approach by inchmeal modulus of the gradually-appoximant analog-digital converter being applicable to the input of single, double end of the present invention
The resolution of transducer is N position, and N is the natural number more than 1, and in actual applications, the value of N can root
Select according to specifically used situation.As in figure 2 it is shown, the present invention's is applicable to gradually forcing of single, double end input
Near-lying mode number converter includes input sample switch, the anode capacitor array of N number of electric capacity composition, N number of capacitance group
The negative terminal capacitor array of one-tenth, comparator, Approach by inchmeal control logic, the anode of N number of switch composition selects to open
Close array, the negative terminal of N number of switch composition selects the control switches set of switch arrays, N number of switch composition and cuts
Change switch；Described anode capacitor array, the normal phase input end of described comparator are all opened by described input sample
Close phase input signal end positive with outside to be connected, and described anode capacitor array selects switch also by described anode
The outfan that array controls logic with described Approach by inchmeal is connected, and described anode selects switch arrays to be connected to institute
State between the outfan of anode capacitor array and Approach by inchmeal control logic, thus by described Approach by inchmeal control
Logic processed selects the control of switch arrays to described anode, and controls described anode capacitor array to outside positive
The sampling of input signal, and by the normal phase input end of the signal input after sampling to described comparator；Described negative
End capacitor array, the inverting input of described comparator all switch defeated with outside negative by described input sample
Enter signal end to connect, and described negative terminal capacitor array switchs with outside also by described control switches set and switching
Negative input signal end connects, and negative terminal selects switch arrays to control the output of logic with described Approach by inchmeal respectively
End, control switches set connect, and described negative terminal selects switch arrays to be connected to described control switches set and gradually force
Between the nearly outfan controlling logic, described control switches set is connected to described negative terminal capacitor array and selects with negative terminal
Selecting between switch arrays, described switching switch one end is connected with outside positive signal input part, the other end and control
Switches set processed connects, thus controls logic realization by described Approach by inchmeal and described negative terminal is selected switch arrays
Control, described negative terminal select switch arrays by with described coordinating of control switches set and control described negative terminal
The capacitor array sampling to outside negative input signal, and by the signal input after sampling to described comparator
Normal phase input end, and control the logic control to described negative terminal selection switch arrays by described Approach by inchmeal,
Described negative terminal select switch arrays by with described control switches set and select coordinating of switch and control described negative
The sampling to outside positive input signal of the end capacitor array；It addition, anode selects switch arrays, negative terminal to select
Switch arrays are connected with positive reference voltage end, negative reference voltage terminal respectively, thus described positive reference voltage and
Negative reference voltage can input described anode capacitor array, negative terminal capacitor array respectively；The output of described comparator
Hold the input controlling logic with described Approach by inchmeal to be connected, thus described comparator output signal is to control institute
State Approach by inchmeal and control the output of logic.
Specifically, please in conjunction with reference to Fig. 3, Fig. 3 be the present invention be applicable to single, double end input Approach by inchmeal
The circuit structure diagram of analog-digital converter.As it can be seen, described input sample switch include the first switch S1, the
Two switch S2 and the 3rd switch S3；Described first switch S1 one end phase input signal positive with outside end is connected,
The other end is connected with described anode capacitor array, the normal phase input end of comparator CMP, so that outside positive
Input signal end by positive phase input signal VIP by described first switch S1 input described anode capacitor array with
The normal phase input end of comparator CMP, wherein, described anode capacitor array include N number of anode electric capacity Cp0,
Cp1……CpN-1；Described second switch S2 one end is connected with outside negative input signal end, the other end and
Described negative terminal capacitor array, the inverting input of comparator CMP connect, wherein, and described negative terminal capacitor array
Including N number of negative terminal electric capacity Cn0, Cn1 ... CnN-1；Described 3rd switch S3 one end is believed with external common-mode
Number input connects, and the other end is connected with described negative terminal capacitor array, the inverting input of comparator CMP,
So that outside negative input signal end by negative input signal VIN, external common-mode signal input part by common mode
Signal VCM inputs the anti-phase of described negative terminal capacitor array and comparator CMP by described first switch S1
Input.
The top crown of each electric capacity of described anode capacitor array all switchs the other end of S1, ratio with described first
The normal phase input end of relatively device CMP connects, and the bottom crown of each electric capacity of described anode capacitor array is with corresponding
Anode select switch connect, and described anode select switch arrays include N number of anode select switch Sp0,
Sp1……SpN-1；The bottom crown of j-th anode electric capacity CpJ selects switch SpJ to be connected with j-th anode,
J is that the natural number more than 1 and less than N, i.e. each described anode electric capacity select switch one with each described anode
One corresponding connection；Described anode selects each anode of switch arrays to select the control end of switch respectively with described
Approach by inchmeal controls the outfan of logic SARL and connects, and described anode selects each anode choosing of switch arrays
The selection end selecting switch is all connected with positive reference voltage end, negative reference voltage terminal, thus is selected by each anode
Select switch to select still to bear reference voltage terminal with positive reference voltage end and be connected, and selection is positive reference voltage
VREFP still bears the bottom crown of anode electric capacity corresponding to reference voltage V REFN input.
One end of described switching switch S4 is connected with outside positive signal input part, controls each of switches set
The end that selects controlling switch selects the switch other end of S4, corresponding negative terminal to select switch arrays with described respectively
The switch of row connects, and described control switches set includes that N number of control switchs T0, T1 ... TN-1；I-th
The selection end controlling switch TI selects switch SnI to be connected with i-th negative terminal, and I is more than 1 and less than N
Natural number, and described negative terminal selects switch arrays to include, and N number of negative terminal selects switch Sn0, Sn1 ... SpN-1；
The most each negative terminal selects switch to connect one to one with controlling switch.And in a preferred embodiment of the invention,
When controlling the level controlling end of each control switch of switches set and being low level, the choosing of each control switch
Select and hold the other end with described switching switch S4 to be connected；Control when each the control switch controlling switches set
When the level of end is high level, the end that selects of each control switch selects switch to connect with corresponding negative terminal；Make
, when controlling the level controlling end of each control switch of switches set and being low level, described positive inputs
The top crown of signal VIP input extremely described negative terminal capacitor array；Wherein, each control end controlling to switch is equal
It is connected with external circuit, thus controls each low and high level controlling end controlling switch by external circuit,
This is any technique commonly known means, not described in detail herein described.Described negative terminal selects each of switch arrays
Individual negative terminal selects the selection end of switch to be all connected with positive reference voltage end, negative reference voltage terminal, and described negative terminal
Each negative terminal selecting switch arrays selects the control end of switch all to control logic SARL with described Approach by inchmeal
Outfan connect；Thus described Approach by inchmeal controls the output of logic SARL and controls described negative terminal and select to open
Each negative terminal closing array selects the selection end switched to be to connect with positive reference voltage end or negative reference voltage terminal
Connect, be at a time to select positive reference voltage VREFP or the input of negative reference voltage V REFN to control,
Make when level of each the control end controlling switch when control switches set is high level, by positive benchmark
The input of voltage VREFP or negative reference voltage V REFN turns the upper of each electric capacity of array to described negative terminal electric capacity
Pole plate.
The bottom crown of each electric capacity of described negative terminal capacitor array all with the other end of described second switch S2,
The three switch other ends of S3, the inverting input of comparator CMP connect, described negative terminal capacitor array every
The top crown of individual electric capacity connects with corresponding control switch, the top crown of k-th negative terminal electric capacity and k-th control
System switch connects, and K is the natural number more than 1 and less than N；Thus negative input signal VIN is by described
Second switch S2 inputs the bottom crown of each described negative terminal electric capacity, and common mode input signal VCM is by described the
Three switch S3 input the bottom crown of each described negative terminal electric capacity.
The operation principle of the gradually-appoximant analog-digital converter that the present invention is applicable to the input of single, double end is following (with entirely
As a example by Differential Input, single ended input situation is similar to):
This work process is divided into sampling, two phase places of conversion.In sampling phase, analog input signal is first by inputting
Sampling switch samples on capacitor array, and positive phase input signal VIP is sampled each electric capacity of anode capacitor array
Cp0, Cp1 ... the top crown of CpN-1, negative input signal VIN is sampled each electricity of negative terminal capacitor array
Hold Cn0, Cn1 ... the bottom crown of CnN-1.In conversion phase, Approach by inchmeal controls logic SARL and first will
Highest order control signal DaN-1 is put " high ", and DbN-1 puts " low ", and remaining DaN-2 to D0 is " low ",
DbN-2 to Db0 is " high ", is so equivalent to compare the big of VIP-VIN and (VREFP-VREFN)/2
Little, if VIP-VIN > (VREFP-VREFN)/2, then secondary high-order control signal DaN-2 is put " high ",
DbN-2 puts " low ", and remaining control signal keeps constant.If VIP-VIN < (VREFP-VREFN)/2,
Then secondary high-order control signal DaN-2 being put " low ", DbN-2 puts " high ", and remaining control signal keeps constant.
By that analogy, to the last one complete to compare.Again by DaN-1 to Da0 n-bit data output altogether.
Specifically, applying at single ended input, during sampling, the first switch S1, the 3rd switch S3, switching are opened
Pass S4 Guan Bi, second switch S2 disconnects, and each controls switch T0, T1 ... the electricity of its control end of TN-1
Put down as low level, i.e. each negative terminal electric capacity Cn0, Cn1 ... the top crown of CnN-1 is transfused to positive input letter
Number VIP.Phase time, the first switch S1, second switch S2, the 3rd switch S3, switching switch S4 is kept to break
Opening, each controls switch T0, T1 ... its level controlling end of TN-1 is high level, i.e. each negative terminal electric capacity
Cn0, Cn1 ... the bottom crown of CnN-1 is transfused to positive reference voltage VREFP or negative reference voltage V REFN.
Comparative result VC according to comparator CMP output selects corresponding electric capacity bottom crown to be to be transfused to positive benchmark by turn
Voltage VREFP still bears reference voltage V REFN.So, obtaining comparator CMP input voltage difference is:
Vtp-Vtn=(DaN-1/22+...+Da1/2n-1+Da0/2n)×(VREFP,VREFN)
+(VREFP-VREFN)/2
-(DbN-1/22+...+Db1/2n-1+Db0/2n)×(VREFP,VREFN)-(VIP-VCM)
Because positive phase input signal VIP is sampled by positive and negative terminal electric capacity simultaneously, under single ended input application, participate in adopting
Sample, holding electric capacity as under traditional structure single-ended applications.But total capacitance array can save highest order
Electric capacity CpN and CnN, therefore the area ratio traditional structure of capacitor array decreases half.
Above in association with most preferred embodiment, invention has been described, but the invention is not limited in disclosed above
Embodiment, and amendment, the equivalent combinations that the various essence according to the present invention is carried out should be contained.
Claims (6)
1. it is applicable to a gradually-appoximant analog-digital converter for single, double end input, and described Approach by inchmeal modulus
The resolution of transducer is N position, and N is the natural number more than 1；It is characterized in that, open including input sample
Close, N number of electric capacity composition anode capacitor array, N number of electric capacity composition negative terminal capacitor array, comparator,
The negative terminal that Approach by inchmeal controls logic, the anode of N number of switch composition selects switch arrays, N number of switch to form
Select control switches set and the switching switch of switch arrays, N number of switch composition；Described anode capacitor array,
The normal phase input end of described comparator is all by described input sample switch with outside positive phase input signal end even
Connect, and described anode capacitor array selects switch arrays and described Approach by inchmeal to control to patrol also by described anode
The outfan collected connects, and described anode selects switch arrays to be connected to described anode capacitor array and Approach by inchmeal
Control between the outfan of logic；Described negative terminal capacitor array, the inverting input of described comparator all pass through
Described input sample switch is connected with outside negative input signal end, and described negative terminal capacitor array is also by institute
Stating control switches set and switching switch is connected with outside negative input signal end, negative terminal selects switch arrays respectively
Control the outfan of logic with described Approach by inchmeal, control switches set is connected, and described negative terminal selects switch arrays
Being connected between the outfan of described control switches set and Approach by inchmeal control logic, described control switches set is even
Being connected to described negative terminal capacitor array and negative terminal selects between switch arrays, described switching switch one end is with outside just
Phase signals input connects, and the other end is connected with controlling switches set；And anode selects the choosing of switch arrays, negative terminal
Select switch arrays to be connected with positive reference voltage end, negative reference voltage terminal respectively, the outfan of described comparator
The input controlling logic with described Approach by inchmeal is connected.
Being applicable to the gradually-appoximant analog-digital converter of single, double end input the most as claimed in claim 1, it is special
Levying and be, described input sample switch includes the first switch, second switch and the 3rd switch；Described first opens
Closing one end phase input signal positive with outside end to be connected, the other end is with described anode capacitor array, comparator just
Phase input connects；Described second switch one end is connected with outside negative input signal end, and the other end is with described
Negative terminal capacitor array, the inverting input of comparator connect；Described 3rd switch one end and external common-mode signal
Input connects, and the other end is connected with described negative terminal capacitor array, the inverting input of comparator.
Being applicable to the gradually-appoximant analog-digital converter of single, double end input the most as claimed in claim 2, it is special
Levy and be, the top crown of each electric capacity of described anode capacitor array all with described first switch the other end,
The normal phase input end of comparator connects, the bottom crown of each electric capacity of described anode capacitor array with corresponding just
End selects switch to connect, and the bottom crown of j-th anode electric capacity selects switch to be connected with j-th anode, and J is big
In 1 and less than the natural number of N；Described anode selects each anode of switch arrays to select the control end of switch
Respectively with described Approach by inchmeal control logic outfan is connected, each anode select switch selection end all with
Positive reference voltage end, negative reference voltage terminal connect.
Being applicable to the gradually-appoximant analog-digital converter of single, double end input the most as claimed in claim 1, it is special
Levying and be, one end of described switching switch is connected with outside positive signal input part, controls each of switches set
The individual end that selects controlling switch selects switch arrays with the other end, the corresponding negative terminal of described switching switch respectively
The negative terminal of row selects switch to connect, and i-th controls the selection end of switch and selects switch to be connected with i-th negative terminal,
I is the natural number more than 1 and less than N；Each negative terminal select switch selection end all with positive reference voltage end,
Negative reference voltage terminal connects, and each negative terminal selects the control end of switch all to control logic with described Approach by inchmeal
Outfan connect.
Being applicable to the gradually-appoximant analog-digital converter of single, double end input the most as claimed in claim 4, it is special
Levy and be, when controlling the level controlling end of each control switch of switches set and being low level, each control
The end that selects of switch is connected with the other end of described switching switch；When each the control switch controlling switches set
The level controlling end when being high level, the end that selects of each control switch selects, with corresponding negative terminal, the company of switch
Connect.
6. the Approach by inchmeal modulus being applicable to the input of single, double end as described in any one of claim 3 or 4 turns
Parallel operation, it is characterised in that the bottom crown of each electric capacity of described negative terminal capacitor array all with described second switch
The other end, the 3rd switch the other end, comparator inverting input connect, described negative terminal capacitor array
The top crown of each electric capacity and corresponding control switch connect, the pole, upper pole of k-th negative terminal electric capacity and K
The individual switch that controls connects, and K is the natural number more than 1 and less than N.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610273712.XA CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610273712.XA CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105978571A true CN105978571A (en) | 2016-09-28 |
| CN105978571B CN105978571B (en) | 2019-07-05 |
Family
ID=56994263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610273712.XA Active CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105978571B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107835023A (en) * | 2017-12-01 | 2018-03-23 | 西安电子科技大学 | A kind of successive approximation digital analog converter |
| CN107968656A (en) * | 2016-10-20 | 2018-04-27 | 国民技术股份有限公司 | A kind of successive approximation simulates digital quantizer and its using switching method |
| WO2018213992A1 (en) * | 2017-05-22 | 2018-11-29 | 深圳市汇顶科技股份有限公司 | Capacitive successive approximation analogue-to-digital converter |
| CN109245768A (en) * | 2018-09-19 | 2019-01-18 | 中国电子科技集团公司第二十四研究所 | A kind of SAR ADC with sampling with high precision switch |
| WO2023151633A1 (en) * | 2022-02-10 | 2023-08-17 | 芯海科技（深圳）股份有限公司 | Adc circuit and control method therefor |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102111156A (en) * | 2011-02-18 | 2011-06-29 | 深圳市锐能微科技有限公司 | Successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range |
| US20130162454A1 (en) * | 2011-12-21 | 2013-06-27 | Realtek Semiconductor Corp. | High-speed successive-approximation-register analog-to-digital converter and method thereof |
| CN104485961A (en) * | 2015-01-06 | 2015-04-01 | 吴江圣博瑞信息科技有限公司 | Monotonic switching method and circuit for successive approximation type analog-digital converter |
| CN105049051A (en) * | 2015-07-28 | 2015-11-11 | 青岛歌尔声学科技有限公司 | Successive approximation type analog-to-digital conversion circuit and electronic device having same |
| CN105187065A (en) * | 2015-07-17 | 2015-12-23 | 西安邮电大学 | Successive approximation ADC ultra-low power consumption capacitor array and logic control method thereof |
| CN105375923A (en) * | 2015-11-30 | 2016-03-02 | 上海华虹宏力半导体制造有限公司 | Digital self-calibration circuit and method of successive approximation analog to digital converter |
| CN105391451A (en) * | 2015-11-30 | 2016-03-09 | 江苏芯力特电子科技有限公司 | Successive approximation register analog to digital converter (SAR ADC) and switching method during analog-digital conversion thereof |
-
2016
- 2016-04-28 CN CN201610273712.XA patent/CN105978571B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102111156A (en) * | 2011-02-18 | 2011-06-29 | 深圳市锐能微科技有限公司 | Successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range |
| US20130162454A1 (en) * | 2011-12-21 | 2013-06-27 | Realtek Semiconductor Corp. | High-speed successive-approximation-register analog-to-digital converter and method thereof |
| CN104485961A (en) * | 2015-01-06 | 2015-04-01 | 吴江圣博瑞信息科技有限公司 | Monotonic switching method and circuit for successive approximation type analog-digital converter |
| CN105187065A (en) * | 2015-07-17 | 2015-12-23 | 西安邮电大学 | Successive approximation ADC ultra-low power consumption capacitor array and logic control method thereof |
| CN105049051A (en) * | 2015-07-28 | 2015-11-11 | 青岛歌尔声学科技有限公司 | Successive approximation type analog-to-digital conversion circuit and electronic device having same |
| CN105375923A (en) * | 2015-11-30 | 2016-03-02 | 上海华虹宏力半导体制造有限公司 | Digital self-calibration circuit and method of successive approximation analog to digital converter |
| CN105391451A (en) * | 2015-11-30 | 2016-03-09 | 江苏芯力特电子科技有限公司 | Successive approximation register analog to digital converter (SAR ADC) and switching method during analog-digital conversion thereof |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107968656A (en) * | 2016-10-20 | 2018-04-27 | 国民技术股份有限公司 | A kind of successive approximation simulates digital quantizer and its using switching method |
| CN107968656B (en) * | 2016-10-20 | 2021-08-20 | 国民技术股份有限公司 | Successive approximation type analog-digital converter and application switching method thereof |
| WO2018213992A1 (en) * | 2017-05-22 | 2018-11-29 | 深圳市汇顶科技股份有限公司 | Capacitive successive approximation analogue-to-digital converter |
| CN110012677A (en) * | 2017-05-22 | 2019-07-12 | 深圳市汇顶科技股份有限公司 | Condenser type gradually-appoximant analog-digital converter |
| US10382053B2 (en) | 2017-05-22 | 2019-08-13 | Shenzhen GOODIX Technology Co., Ltd. | Capacitive successive approximation analog-to-digital converter |
| CN107835023A (en) * | 2017-12-01 | 2018-03-23 | 西安电子科技大学 | A kind of successive approximation digital analog converter |
| CN107835023B (en) * | 2017-12-01 | 2021-05-07 | 西安电子科技大学 | Successive approximation type digital-to-analog converter |
| CN109245768A (en) * | 2018-09-19 | 2019-01-18 | 中国电子科技集团公司第二十四研究所 | A kind of SAR ADC with sampling with high precision switch |
| WO2023151633A1 (en) * | 2022-02-10 | 2023-08-17 | 芯海科技（深圳）股份有限公司 | Adc circuit and control method therefor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105978571B (en) | 2019-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7023372B1 (en) | Method and apparatus for segmented, switched analog/digital converter | |
| CN105978571A (en) | Successive approximation analog to digital converter suitable for single and double end input | |
| CN1732624B (en) | Programmable input range sar adc | |
| CN104158546B (en) | A kind of adc circuit of single-ended conversion Approach by inchmeal structure | |
| US7167121B2 (en) | Method and apparatus for split reference sampling | |
| US10135457B2 (en) | Successive approximation register analog-digital converter having a split-capacitor based digital-analog converter | |
| TWI521887B (en) | Successive approximation register anolog-to-digital converter | |
| US20190074845A1 (en) | Successive Approximation Analog-To-Digital Converter | |
| CN110504965B (en) | Two-step monoclinic analog-to-digital converter with novel structure | |
| JPH06152420A (en) | A/d converter | |
| CN106063131B (en) | Voltage multiplying circuit for analog-digital converter (ADC) | |
| CN111585576B (en) | Analog-to-digital conversion circuit and electronic device | |
| CN105897272A (en) | Successive approximation register analog-to-digital converter and control method thereof | |
| CN107888190B (en) | Successive approximation type analog-digital converter based on asymmetric differential capacitor array | |
| CN112564650B (en) | Residual amplifier circuit for pipeline successive approximation type ADC | |
| CN108306644A (en) | Based on 10 super low-power consumption gradual approaching A/D converter front-end circuits | |
| US20080180136A1 (en) | Pre-charge sample-and-hold circuit | |
| CN108631778A (en) | Gradually-appoximant analog-digital converter and conversion method | |
| CN107968656B (en) | Successive approximation type analog-digital converter and application switching method thereof | |
| CN108111171A (en) | Suitable for differential configuration gradual approaching A/D converter dullness formula method of switching | |
| US6232907B1 (en) | Polarity shifting flash A/D converter and method | |
| KR20200074084A (en) | Method and apparatus for enabling wide input common mode range in SAR ADCs without additional active circuitry | |
| CN107395205B (en) | Successive approximation type analog-digital converter based on asymmetric differential capacitor array | |
| CN108649956A (en) | A kind of gradual approaching A/D converter based on asymmetric differential capacitance array | |
| CN107835023A (en) | A kind of successive approximation digital analog converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |