CN105915329A - Digital-analog hybrid chaotic circuit including logic device, and operation method thereof - Google Patents
Digital-analog hybrid chaotic circuit including logic device, and operation method thereof Download PDFInfo
- Publication number
- CN105915329A CN105915329A CN201610112175.0A CN201610112175A CN105915329A CN 105915329 A CN105915329 A CN 105915329A CN 201610112175 A CN201610112175 A CN 201610112175A CN 105915329 A CN105915329 A CN 105915329A
- Authority
- CN
- China
- Prior art keywords
- resistance
- article
- outfan
- branch road
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
Abstract
The invention discloses a digital-analog hybrid chaotic circuit including a logic device, and an operation method thereof. The chaotic circuit composed of a difference equation and a sign function is realized in a way that the difference equation is realized by use of an analog circuit and the sign function is realized through a logic gate circuit. An analog circuit portion is composed of such routine analog devices as a resistor, a capacitor, an operational amplifier and the like. A digital circuit portion is composed of a signal formation module, a logic operation module and a unipolar-bipolar signal conversion module, wherein the logic operation module is composed of such routine digital circuits as a NOR gate, a NAND gate and the like. Sign function operation in a chaotic system is realized by use of the digital circuit portion, and chaotic oscillation of an actual circuit is realized through cooperation with the analog circuit. According to the invention, digital devices are embedded in an analog chaotic circuit, sign operation is completed, different chaotic systems can be realized in the same circuit through switching different logic operation circuit modules, and the accuracy, the versatility and the applicability are quite high.
Description
Technical field
The invention belongs to a kind of numerical model analysis chaos circuit, a kind of Digital Analog Hybrid Circuits comprising logical device and operation method thereof.
Background technology
Chaos circuit is the effective method a kind of directly perceived of checking chaos phenomenon.The most conventional chaos circuit implementation method is divided into simulated implementation and Digital Implementation two kinds.Needed for simulation realizing method, analog device is more and device parameters is the most affected by environment, and Digital Implementation method exists finite word length effect.Therefore, numerical model analysis method increasingly obtains the concern of researcher.
Nonlinear terms are to produce condition essential to chaos and hyperchaos phenomenon, and the nonlinear terms in usual dynamic system are from quadratic polynomial.But, signed magnitude arithmetic(al) and symbolic operation equal segments linear function can also produce chaos phenomenon.In some chaos systems, diode, multiplier and other nonlinear device are commonly used to realize these piecewise linear functions.Further study show that, the maximin computing between some special sign functions or sign function can also produce chaos, illustrates that polarity information also has important effect to producing chaos, and these polarity informations can be extracted by logic gate device.
Summary of the invention
It is an object of the invention to provide a kind of numerical model analysis chaos circuit comprising logical device and operation method thereof, this circuit is capable of comprising the dynamic system of sign function computing, it is adaptable to the various demands of this kind of system property verification.
The technical solution realizing the object of the invention is: utilize analog circuit to realize difference equation, and logic gates realizes the chaos circuit that the mode of sign function realizes being made up of difference equation and sign function.Artificial circuit part is by conventional analog device compositions such as resistance, electric capacity, operational amplifiers；Digital circuits section is made up of partial simulation device and logical device；Device used by analog device and artificial circuit part is identical；Logical device includes the conventional logic gates such as nor gate, NAND gate, XOR gate；By the gate that switch switching is different, different chaos systems can be realized in same circuit, improve circuit utilization ratio.
Analog circuit by commonly using resistance, electric capacity, the device such as operational amplifier composition, it is achieved system cost is minimum.
Digital circuit, by commonly using analog device and logical device forms, can complete symbolic operation accurately and fast, it is achieved the chaos concussion of side circuit.
Different chaos systems can be realized in same circuit by switching different gates, substantially increase the utilization ratio of circuit.
The present invention compared with prior art, its remarkable advantage: digital logic device is applied in numerical model analysis chaos circuit by (1) present invention, the dynamic system comprising sign function computing can be realized accurately and quickly.(2) the analog-and digital-logical device used in the present invention is conventional device, and greatly reduce circuit system realizes cost.(3) present invention can realize different chaos systems by switching different gates in same circuit, improves circuit utilization ratio, has stronger versatility and the suitability.
Accompanying drawing explanation
Fig. 1 is numerical model analysis chaos circuit and mathematical structure corresponding diagram.
Fig. 2 is the simulation circuit structure figure in the simulation chaos circuit comprising logical device.
Fig. 3 is the digital circuits section comprising basic logic gate circuit.
Detailed description of the invention
The present invention utilizes analog circuit to realize difference equation, and logic gates realizes the chaos circuit that the mode of sign function realizes being made up of difference equation and sign function.Artificial circuit part is by conventional simulation device compositions such as resistance, electric capacity, operational amplifiers.Digital circuits section is formed module, logical operation module and one pole-bipolar signal modular converter by signal and forms, and wherein logical operation module is by conventional digital circuit compositions such as nor gate, NAND gate.Utilize digital circuits section to realize the sign function computing in chaos system, and coordinate analog circuit to shake with the chaos realizing side circuit.
The present invention comprises the numerical model analysis chaos circuit of logical operation circuit; including analog circuit and digital circuit two parts; wherein; artificial circuit part comprises three branch roads; digital circuits section includes signal shaping module, logical operation module and one pole-bipolar signal modular converter; signal exports after passing sequentially through signal shaping module, logical operation module and one pole-bipolar signal modular converter, and signal shaping module includes three branch roads；
Article 1, two inputs of branch road connect outfan and the input of artificial circuit part Article 2 branch road of digital circuits section Article 2 branch road respectively by resistance R1 and resistance R2；The input of Article 2 branch road by resistance R3 connect the unique output G of digital circuits section (x, z)；Two inputs of Article 3 branch road, connect power supply VCC and the switch terminal of switch K respectively；Switch changeable two ports of K, one of them port connects the outfan of Article 1 branch road by resistance R6, another port outfan by resistance R5 connection circuit unique product unit, two inputs of product unit are respectively Article 2 branch input and the outfan of artificial circuit part Article 2 branch road of digital circuits section；Two inputs of signal shaping module Article 1 branch road, respectively ground connection and the outfan of artificial circuit part Article 2 branch road；Two inputs of Article 2 branch road, the respectively outfan of the summation integral arithmetic unit of ground connection and artificial circuit part Article 1 branch road；Two inputs of Article 3 branch road, respectively ground connection and the inversion signal of artificial circuit part Article 3 branch road outfan.
Described artificial circuit part Article 1 branch road includes sue for peace integral arithmetic unit U1, anti-phase absolute value element U2, resistance R1, resistance R2, resistance R7, resistance R8, electric capacity C1 and diode D9, wherein, the outfan of summation integral unit U1 connects the inverting input of summation integral arithmetic unit U1 through resistance R1；The outfan of Article 2 branch road connects the inverting input of summation integral arithmetic unit U1 through resistance R2, the in-phase input end ground connection of summation integral arithmetic unit U1, the inverting input of summation integral arithmetic unit U1 is connected with one end of electric capacity C1, the outfan of the other end of electric capacity C1 and summation integral arithmetic unit U1 connects the inverting input of anti-phase absolute value element U2 through resistance R7, the in-phase input end ground connection of anti-phase absolute value element U2, the inverting input of anti-phase absolute value element U2 is connected with one end of resistance R8, the other end of resistance R8 is connected with the forward bias end of diode D9 the outfan as Article 1 branch road, the reverse bias end of diode D9 is connected with the outfan of the operational amplifier of anti-phase absolute value element U2.
Described artificial circuit part Article 2 branch road includes integral arithmetic unit U3, reverse amplifying unit U4, resistance R3, resistance R9, resistance R10 and electric capacity C2, wherein, the outfan of integral arithmetic unit U3 connects the inverting input reversely amplifying arithmetic element U4 through resistance R9, the unique output of digital circuits section connects the reverse input end of integral arithmetic unit U3 through resistance R3, the reverse input end of the one termination integral unit U3 of electric capacity C2, the outfan of another termination integral unit U3.The in-phase input end ground connection of anti-phase amplifying unit U4, the inverting input of anti-phase amplifying unit U4 is connected with one end of resistance R10, and the other end of resistance R10 is connected with the outfan of reverse amplifying unit U4 the outfan as Article 2 branch road.
The Article 3 branch road of described artificial circuit part includes product unit M1, DC source VCC, summation integral arithmetic unit U5, reversely amplifying unit U6, resistance R4, resistance R5, resistance R6, resistance R11, resistance R12, electric capacity C3 and two-terminal switch K, wherein, the outfan of product unit M1 connects one of them input of two-terminal switch K through resistance R5, another input of switch K connects the outfan of artificial circuit part Article 1 branch road through R6, the reverse input end selecting output termination summation integral arithmetic unit U5 of switch K, the outfan of summation integral arithmetic unit U5 accesses the reverse input end of reverse amplifying unit U6 through resistance R11；Two inputs of product unit M1 connect input and the outfan of artificial circuit part Article 2 branch road that artificial circuit part Article 1 branch road connects resistance R1 respectively；The positive pole of DC source VCC connects the inverting input of summation integral arithmetic unit U5, the in-phase input end ground connection of summation integral arithmetic unit U5 through resistance R4；The reverse input end of the one termination integral unit U5 of electric capacity C3, the outfan of another termination integral unit U3；The in-phase input end ground connection of anti-phase amplifying unit U6, the inverting input of anti-phase amplifying unit U6 connects the outfan of anti-phase amplifying unit U6 through resistance R12.
The signal shaping module of described digital circuits section includes three branch roads, Article 1, branch road includes comparison operation unit U7, resistance R13, resistance R14, resistance R15 and DC source VCC, wherein, the in-phase input end of comparison operation unit U7 is connected through the outfan of resistance R13 with artificial circuit part Article 3 branch road, and the inverting input of comparison operation unit U7 is through resistance R14 ground connection；The outfan of comparison operation unit U7 is connected through the positive pole of resistance R15 with DC source VCC.Article 2 branch road includes comparison operation unit U8, resistance R16, resistance R17, resistance R18 and DC source VCC, wherein, the in-phase input end of comparison operation unit U8 is connected with the input being connected with resistance R1 of artificial circuit part Article 1 branch road through resistance R16, and the inverting input of comparison operation unit U8 is through resistance R17 ground connection.The outfan of comparison operation unit U8 is connected through the positive pole of resistance R18 with DC source VCC；Article 3 branch road includes comparison operation unit U8, resistance R19, resistance R20, resistance R21 and DC source VCC, wherein, the in-phase input end of comparison operation unit U9 is connected through the inversion signal of resistance R19 with the outfan of artificial circuit part Article 3 branch road, and the inverting input of comparison operation unit U9 is through resistance R20 ground connection.The outfan of comparison operation unit U8 is connected through the positive pole of resistance R21 with DC source VCC, and change with three end-grain cutting switch A1 be connected.
The logical operation module of described digital circuits section includes three branch roads, and the outfan of Article 2 branch road being shaped module by three-terminal switch A1 switch selection signal is connected with the Article 1 branch road of logical operation module；The Article 1 branch road of logical operation module includes one or (7432), or two inputs of door change a changeable port B1 of switch respectively and are connected with the outfan of the Article 1 branch road of signal shaping module and three end-grain cutting；The outfan of the Article 1 branch road of signal shaping module with or an input of door be connected.Or the changeable output port B2 of door is connected with the changeable switch A2 mouth in one pole-bipolar signal modular converter by changeable switch.
The Article 2 branch road of the logical operation module of described digital circuits section includes one and door (7408), and the changeable port C1 changing switch with the two of door inputs respectively with the outfan of the Article 3 branch road of signal shaping module and three end-grain cutting is connected.The outfan of the Article 2 branch road of signal shaping module is connected with changeable switch A1.The outfan of Article 2 branch road is connected with a changeable port C2 of the changeable switch A2 in one pole-bipolar signal modular converter.
The Article 3 branch road of the logical operation module of described digital circuits section includes XOR gate (7486) NAND gate (7404).Two inputs of XOR gate change a changeable port D1 of switch respectively and are connected with the outfan of the Article 3 branch road of signal shaping module and three end-grain cutting.The outfan of Article 3 branch road is connected with a changeable port D2 of the changeable switch A2 in one pole-bipolar signal modular converter.The input of the output NAND gate of XOR gate is connected
The one pole of described digital circuits section-bipolar signal modular converter includes three ends changeable switch A2, comparison operation unit U10, resistance R22, resistance R23, resistance R24, DC source VCC and DC source VCC/2.Wherein, switch A2 is connected with the normal phase input end of comparison operation unit through resistance R22；Switchable three ports of the three changeable switches of end outfan with three branch roads of logical operation module respectively is connected.The inverting input of comparison operation unit is connected with DC source VCC/2 through resistance R23, and the outfan of comparison operation unit is connected with DC source VCC through resistance R24.
For comprising the switchable sign functional operation method of the numerical model analysis chaos circuit of logical operation circuit; the sign function computing of the described numerical model analysis chaos circuit comprising logical operation circuit is changeable, realizes different sign function computings by the switching of described switch K, A1, A2.
Switch different logical operation circuit modules by switching in the switch A1 in the logical operation module of digital circuits section and the switch A2 in one pole-bipolar change-over circuit module, and the switching of the switch K of the Article 3 branch road of artificial circuit part realizes different mixed degree circuit symbol functional operation.
In a circuit, produce different sign function computings by switching switch, produce different chaos circuits with this.
In order to make the purpose of the present invention, technical scheme and advantage more explicit, the present invention is described in more detail referring to the drawings.
The numerical model analysis chaos circuit comprising logical device that the present invention proposes, is mixed by analog circuit and digital circuit two parts, and circuit is with mathematical structure corresponding diagram as shown in Figure 1.According to chaos system demand, select different digital logic gates to be embedded in circuit, multiple chaos circuit can be realized.Table 1 gives four chaos systems with sign function computing,
Table 1 comprises the simulation chaos circuit attainable chaos equation group of logical device
Fig. 2 be to the analog circuit realization figure of four chaos systems, the present invention as a example by circuit shown in Fig. 2, illustrate invention detailed description of the invention.Below Each part is described in detail:
Artificial circuit part, as in figure 2 it is shown, by the integrating circuit module of conventional analog device composition correspondence, absolute value circuit modules etc. such as resistance, electric capacity, operational amplifiers.Circuit module is connected with each other, the system equation circuit of correspondence can be realized.Three state variables of three integrator output correspondence system equations respectively, can pass through oscillograph observational variable time series, the chaotic property of checking system.
Digital circuits section, as it is shown on figure 3, include signal shaping module, logical operation module, one pole-bipolar signal modular converter.
Signal shaping module is made up of resistance, comparator, continuous signal is converted to by comparator the input signal that the binary signal of logical device can be driven to be converted to drive logical device by analogue signal, is similar to analog-to-digital conversion module ADC；
Logical operation module is made up of different gates, completion logic computing.The gate how selecting different system corresponding is that the truth table by sign function determines, as shown in table 2.As from max (sgn (x),-sgn (z)) can obtain with the truth table of sgn (x) ,-sgn (z), max (sgn (x),-sgn (z)) with sgn (x) ,-sgn (z) corresponding relation be logic or, corresponding gate should select or door.
The truth table of sign function used in table 2 chaos equation group
| sgn(x) | sgn(z) | -sgn(z) | max(sgn(x),-sgn(z)) | min(sgn(x),sgn(z)) | sgn(x)sgn(z)) |
| +1 | +1 | -1 | +1 | +1 | +1 |
| +1 | -1 | +1 | +1 | -1 | -1 |
| -1 | +1 | -1 | -1 | -1 | -1 |
| -1 | -1 | +1 | +1 | -1 | +1 |
One pole-bipolar signal modular converter is also made up of resistance, comparator, and the output single-pole signal of gate is converted to bipolar signal, similar analog-to-digital conversion module DAC, feeds back to artificial circuit part.
By the gate that switch switching is different, different chaos systems can be realized in same circuit.
The present invention is capable of a kind of chaotic analog circuit comprising logical device, the digital circuit blocks wherein comprising logical device can select different gates by switch switching, different chaos systems can be realized in a circuit, drastically increase the utilization ratio of circuit.The complete circuit of Fig. 2 and Fig. 3 composition will produce chaotic signal, and this circuit design can realize 6 kinds of chaotic models, and switches different for correspondence is selected by different logical operationss.As realized System Number 1,2 chaos system in table 2, then can connect B1, switching switch A2 by switching switch A1 and connect B2, the switching of switch K then determines 1 system that realizes or 2 systems.In like manner, connect C2 when switching switch A1 connects C1, switching switch A2, then can realize System Number 3,4 chaos system in table 2.Connect D2 when switching switch A1 connects D1, switching switch A2, then can realize System Number 5,6 chaos system in table 2.
Claims (12)
1. the numerical model analysis chaos circuit comprising logical device; it is characterized in that: include analog circuit and digital circuit two parts; wherein; artificial circuit part comprises three branch roads; digital circuits section includes signal shaping module, logical operation module and one pole-bipolar signal modular converter; signal exports after passing sequentially through signal shaping module, logical operation module and one pole-bipolar signal modular converter, and signal shaping module includes three branch roads；
Article 1, two inputs of branch road connect outfan and the input of artificial circuit part Article 2 branch road of digital circuits section Article 2 branch road respectively by resistance R1 and resistance R2；The input of Article 2 branch road by resistance R3 connect the unique output G of digital circuits section (x, z)；Two inputs of Article 3 branch road, connect power supply VCC and the switch terminal of switch K respectively；Switch changeable two ports of K, one of them port connects the outfan of Article 1 branch road by resistance R6, another port outfan by resistance R5 connection circuit unique product unit, two inputs of product unit are respectively Article 2 branch input and the outfan of artificial circuit part Article 2 branch road of digital circuits section；Two inputs of signal shaping module Article 1 branch road, respectively ground connection and the outfan of artificial circuit part Article 2 branch road；Two inputs of Article 2 branch road, the respectively outfan of the summation integral arithmetic unit of ground connection and artificial circuit part Article 1 branch road；Two inputs of Article 3 branch road, respectively ground connection and the inversion signal of artificial circuit part Article 3 branch road outfan.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1; it is characterized in that: described artificial circuit part Article 1 branch road includes sue for peace integral arithmetic unit U1, anti-phase absolute value element U2, resistance R1, resistance R2, resistance R7, resistance R8, electric capacity C1 and diode D9; wherein, the outfan of summation integral unit U1 connects the inverting input of summation integral arithmetic unit U1 through resistance R1；The outfan of Article 2 branch road connects the inverting input of summation integral arithmetic unit U1 through resistance R2, the in-phase input end ground connection of summation integral arithmetic unit U1, the inverting input of summation integral arithmetic unit U1 is connected with one end of electric capacity C1, the outfan of the other end of electric capacity C1 and summation integral arithmetic unit U1 connects the inverting input of anti-phase absolute value element U2 through resistance R7, the in-phase input end ground connection of anti-phase absolute value element U2, the inverting input of anti-phase absolute value element U2 is connected with one end of resistance R8, the other end of resistance R8 is connected with the forward bias end of diode D9 the outfan as Article 1 branch road, the reverse bias end of diode D9 is connected with the outfan of the operational amplifier of anti-phase absolute value element U2.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1, it is characterized in that: described artificial circuit part Article 2 branch road includes integral arithmetic unit U3, reversely amplifying unit U4, resistance R3, resistance R9, resistance R10 and electric capacity C2, wherein, the outfan of integral arithmetic unit U3 connects the inverting input reversely amplifying arithmetic element U4 through resistance R9, the unique output of digital circuits section connects the reverse input end of integral arithmetic unit U3 through resistance R3, the reverse input end of the one termination integral unit U3 of electric capacity C2, the outfan of another termination integral unit U3；
The in-phase input end ground connection of anti-phase amplifying unit U4, the inverting input of anti-phase amplifying unit U4 is connected with one end of resistance R10, and the other end of resistance R10 is connected with the outfan of reverse amplifying unit U4 the outfan as Article 2 branch road.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1, it is characterized in that: the Article 3 branch road of described artificial circuit part includes product unit M1, DC source VCC, summation integral arithmetic unit U5, reversely amplifying unit U6, resistance R4, resistance R5, resistance R6, resistance R11, resistance R12, electric capacity C3 and two-terminal switch K, wherein, the outfan of product unit M1 connects one of them input of two-terminal switch K through resistance R5, another input of switch K connects the outfan of artificial circuit part Article 1 branch road through R6, the reverse input end selecting output termination summation integral arithmetic unit U5 of switch K, the outfan of summation integral arithmetic unit U5 accesses the reverse input end of reverse amplifying unit U6 through resistance R11；Two inputs of product unit M1 connect input and the outfan of artificial circuit part Article 2 branch road that artificial circuit part Article 1 branch road connects resistance R1 respectively；The positive pole of DC source VCC connects the inverting input of summation integral arithmetic unit U5, the in-phase input end ground connection of summation integral arithmetic unit U5 through resistance R4；The reverse input end of the one termination integral unit U5 of electric capacity C3, the outfan of another termination integral unit U3；The in-phase input end ground connection of anti-phase amplifying unit U6, the inverting input of anti-phase amplifying unit U6 connects the outfan of anti-phase amplifying unit U6 through resistance R12.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1; it is characterized in that: the signal shaping module of described digital circuits section includes three branch roads; Article 1, branch road includes comparison operation unit U7; resistance R13, resistance R14, resistance R15 and DC source VCC; wherein; the in-phase input end of comparison operation unit U7 is connected through the outfan of resistance R13 with artificial circuit part Article 3 branch road, and the inverting input of comparison operation unit U7 is through resistance R14 ground connection；The outfan of comparison operation unit U7 is connected through the positive pole of resistance R15 with DC source VCC；
Article 2 branch road includes comparison operation unit U8, resistance R16, resistance R17, resistance R18 and DC source VCC, wherein, the in-phase input end of comparison operation unit U8 is connected with the input being connected with resistance R1 of artificial circuit part Article 1 branch road through resistance R16, and the inverting input of comparison operation unit U8 is through resistance R17 ground connection；
The outfan of comparison operation unit U8 is connected through the positive pole of resistance R18 with DC source VCC；Article 3 branch road includes comparison operation unit U8, resistance R19, resistance R20, resistance R21 and DC source VCC, wherein, the in-phase input end of comparison operation unit U9 is connected through the inversion signal of resistance R19 with the outfan of artificial circuit part Article 3 branch road, and the inverting input of comparison operation unit U9 is through resistance R20 ground connection；The outfan of comparison operation unit U8 is connected through the positive pole of resistance R21 with DC source VCC, and change with three end-grain cutting switch A1 be connected.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1; it is characterized in that: the logical operation module of described digital circuits section includes three branch roads, be connected with the Article 1 branch road of logical operation module by the outfan on road of the Article 2 of three-terminal switch A1 switch selection signal shaping module；The Article 1 branch road of logical operation module includes one or (7432), or two inputs of door change a changeable port B1 of switch respectively and are connected with the outfan of the Article 1 branch road of signal shaping module and three end-grain cutting；The outfan of the Article 1 branch road of signal shaping module with or an input of door be connected；
Or the changeable output port B2 of door is connected with the changeable switch A2 mouth in one pole-bipolar signal modular converter by changeable switch.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1; it is characterized in that: the Article 2 branch road of the logical operation module of described digital circuits section includes one and door (7408), and the changeable port C1 changing switch with the two of door inputs respectively with the outfan of the Article 3 branch road of signal shaping module and three end-grain cutting is connected；The outfan of the Article 2 branch road of signal shaping module is connected with changeable switch A1；The outfan of Article 2 branch road is connected with a changeable port C2 of the changeable switch A2 in one pole-bipolar signal modular converter.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1, it is characterised in that: the Article 3 branch road of the logical operation module of described digital circuits section includes XOR gate (7486) NAND gate (7404)；
Two inputs of XOR gate change a changeable port D1 of switch respectively and are connected with the outfan of the Article 3 branch road of signal shaping module and three end-grain cutting；The outfan of Article 3 branch road is connected with a changeable port D2 of the changeable switch A2 in one pole-bipolar signal modular converter；The input of the output NAND gate of XOR gate is connected.
The numerical model analysis chaos circuit comprising logical device the most according to claim 1, it is characterised in that: the one pole of described digital circuits section-bipolar signal modular converter includes three ends changeable switch A2, comparison operation unit U10, resistance R22, resistance R23, resistance R24, DC source VCC and DC source VCC/2；
Wherein, switch A2 is connected with the normal phase input end of comparison operation unit through resistance R22；Switchable three ports of the three changeable switches of end outfan with three branch roads of logical operation module respectively is connected；
The inverting input of comparison operation unit is connected with DC source VCC/2 through resistance R23, and the outfan of comparison operation unit is connected with DC source VCC through resistance R24.
10. the switchable sign functional operation method for the numerical model analysis chaos circuit comprising logical device described in claim 1; it is characterized in that: described in comprise logical operation circuit the sign function computing of numerical model analysis chaos circuit changeable, realize different sign function computings by the switching of described switch K, A1, A2.
The switchable sign functional operation method of the 11. numerical model analysis chaos circuits comprising logical device according to claim 10; it is characterized in that: switch different logical operation circuit modules by switching in the switch A1 in the logical operation module of digital circuits section and the switch A2 in one pole-bipolar change-over circuit module, and the switching of the switch K of the Article 3 branch road of artificial circuit part realizes different mixed degree circuit symbol functional operation.
The switchable sign functional operation method of the 12. numerical model analysis chaos circuits comprising logical device according to claim 10, it is characterised in that: in a circuit, produce different sign function computings by switching switch, produce different chaos circuits with this.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610112175.0A CN105915329A (en) | 2016-02-29 | 2016-02-29 | Digital-analog hybrid chaotic circuit including logic device, and operation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610112175.0A CN105915329A (en) | 2016-02-29 | 2016-02-29 | Digital-analog hybrid chaotic circuit including logic device, and operation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105915329A true CN105915329A (en) | 2016-08-31 |
Family
ID=56745061
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610112175.0A Pending CN105915329A (en) | 2016-02-29 | 2016-02-29 | Digital-analog hybrid chaotic circuit including logic device, and operation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105915329A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108535933A (en) * | 2018-04-27 | 2018-09-14 | 杭州电子科技大学 | A kind of all-optical logic gate based on Coupled Chaotic semiconductor laser |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0994598B1 (en) * | 1998-10-12 | 2004-12-29 | SGS-THOMSON MICROELECTRONICS S.r.l. | Cryptography method and station for packet switching networks based on digital chaotic models |
| CN1564564A (en) * | 2004-04-02 | 2005-01-12 | 南京大学 | Setup method and device for chaos secret telephone |
| CN101632065A (en) * | 2006-12-22 | 2010-01-20 | 科欧罗基克斯有限公司 | Dynamically configurable logic gate using a nonlinear element |
| CN101662278A (en) * | 2009-09-18 | 2010-03-03 | 江苏经贸职业技术学院 | Three-order switchable constant Lyapunov exponent spectra chaotic circuit and using method thereof |
| CN102361471A (en) * | 2011-05-26 | 2012-02-22 | 李锐 | Signal generation apparatus and method thereof for controlling output frequency and output characteristic of chaotic signal |
| CN102904708A (en) * | 2012-09-27 | 2013-01-30 | 滨州学院 | Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit |
-
2016
- 2016-02-29 CN CN201610112175.0A patent/CN105915329A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0994598B1 (en) * | 1998-10-12 | 2004-12-29 | SGS-THOMSON MICROELECTRONICS S.r.l. | Cryptography method and station for packet switching networks based on digital chaotic models |
| CN1564564A (en) * | 2004-04-02 | 2005-01-12 | 南京大学 | Setup method and device for chaos secret telephone |
| CN101632065A (en) * | 2006-12-22 | 2010-01-20 | 科欧罗基克斯有限公司 | Dynamically configurable logic gate using a nonlinear element |
| CN101662278A (en) * | 2009-09-18 | 2010-03-03 | 江苏经贸职业技术学院 | Three-order switchable constant Lyapunov exponent spectra chaotic circuit and using method thereof |
| CN102361471A (en) * | 2011-05-26 | 2012-02-22 | 李锐 | Signal generation apparatus and method thereof for controlling output frequency and output characteristic of chaotic signal |
| CN102904708A (en) * | 2012-09-27 | 2013-01-30 | 滨州学院 | Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108535933A (en) * | 2018-04-27 | 2018-09-14 | 杭州电子科技大学 | A kind of all-optical logic gate based on Coupled Chaotic semiconductor laser |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105790922A (en) | Digital-analog hybrid chaotic circuit containing mathematical operation circuit and operation method thereof | |
| CN105490801B (en) | Four-dimensional fractional order chaotic system circuit containing memristor | |
| Cockayne et al. | Euclidean constructibility in graph-minimization problems | |
| CN105406959A (en) | Improved Chua's system of three-scroll attractor capable of generating one self-excited scroll and two hidden scrolls simultaneously | |
| CN103368575A (en) | Digital correction circuit and digital-to-analog converter of current-steering structure and with same | |
| CN105356876A (en) | Memristor-based logic gate circuit | |
| CN107070635A (en) | A kind of four-dimensional fractional order time-lag chaos circuit containing three magnetic control memristors | |
| Campos-Cantón et al. | A simple circuit with dynamic logic architecture of basic logic gates | |
| CN105915329A (en) | Digital-analog hybrid chaotic circuit including logic device, and operation method thereof | |
| CN204721366U (en) | A kind of Generation of Chaotic Signals based on memristor | |
| CN108696274A (en) | A kind of circuit model of exponential type flow control memristor | |
| CN110222451B (en) | Third-order absolute value local active memristor circuit model | |
| CN103701450B (en) | A kind of three-stable state rest-set flip-flop supporting multi valued logic | |
| CN208890813U (en) | A kind of third-order self-governing chaos circuit of cluster hair oscillation | |
| Galajda et al. | The control of a memory cell with the multiple stable states | |
| CN102902510B (en) | A kind of finite field inverter | |
| CN203632687U (en) | Switching circuit for communication encryption | |
| CN111786678B (en) | Analog-to-digital converter based on thin film transistor, chip and control method | |
| CN103312491B (en) | A kind of chaos circuit being applicable to AD conversion and producing random binary sequence | |
| CN204733175U (en) | A kind of five dimension secondary chaotic analog circuit | |
| CN103532551B (en) | high speed tri-state ADC | |
| CN107528685B (en) | Dynamic dual chaotic system | |
| CN110765718A (en) | Binary memristor circuit simulator | |
| Xu | Lecture Notes On Mathematical Olympiad Courses: For Senior Section-Volume 2 | |
| CN110113146A (en) | A kind of analog circuit of chaotic systems with fractional order |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160831 |