CN105471779B - Bearing calibration and correcting circuit - Google Patents
Bearing calibration and correcting circuit Download PDFInfo
- Publication number
- CN105471779B CN105471779B CN201510897006.8A CN201510897006A CN105471779B CN 105471779 B CN105471779 B CN 105471779B CN 201510897006 A CN201510897006 A CN 201510897006A CN 105471779 B CN105471779 B CN 105471779B
- Authority
- CN
- China
- Prior art keywords
- signal
- signal path
- frequency
- path
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/20—Monitoring; Testing of receivers
- H04B17/21—Monitoring; Testing of receivers for calibration; for correcting measurements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/10—Monitoring; Testing of transmitters
- H04B17/15—Performance testing
- H04B17/17—Detection of non-compliance or faulty performance, e.g. response deviations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/38—Demodulator circuits; Receiver circuits
- H04L27/3845—Demodulator circuits; Receiver circuits using non - coherent demodulation, i.e. not using a phase synchronous carrier
- H04L27/3854—Demodulator circuits; Receiver circuits using non - coherent demodulation, i.e. not using a phase synchronous carrier using a non - coherent carrier, including systems with baseband correction for phase or frequency offset
- H04L27/3863—Compensation for quadrature error in the received signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
- H04L27/144—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements
- H04L27/152—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements
- H04L27/1525—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements using quadrature demodulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Power Engineering (AREA)
- Superheterodyne Receivers (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
A kind of bearing calibration of offer of the embodiment of the present invention and correcting circuit.The wherein bearing calibration and correcting circuit, system is applied to the first signal path in correction receiver and the mismatch between second signal path, and the bearing calibration and correcting circuit is according to the observed result under training mode, and it is corrected come multiple tap coefficients for the finite impulse response filter in second signal path, to determine the optimum value of these tap coefficients, and thus effectively eliminate the mismatch between first and second signal path.
Description
Technical field
The invention relates to a kind of bearing calibration and correcting circuits, and in especially a kind of one receiver applied to correction
The first signal path and second signal path between unmatched bearing calibration and correcting circuit.
Background technology
For the receiver in existing field of wireless communication, how to execute same phase (In-phase) signal path with
Unmatched correction between orthogonal (Quadrature) signal path, it has also become a considerable subject under discussion in this field.
Specifically, unmatched main cause between in-phase signal path and quadrature signal paths is caused to have at its 2 points,
First is to generate carrier wave due to local oscillator (local oscillator, LO) and carrier wave is respectively pushed to in-phase signal road
It is difficult to show perfect 90 degree of phase differences, or it is to be pushed away when frequency mixer (mixer) on diameter and quadrature signal paths
It is sent to in-phase signal path and the amplitude size of each carrier wave of the frequency mixer on quadrature signal paths is not consistent, therefore have occurred
The influence of phase deviation and amplitude excursion, and then lead to the mismatch between in-phase signal path and quadrature signal paths.It is worth
One is mentioned that, above-mentioned deviation effects even slightly, and serious interference can be caused to overall communication system, and is formed
Go out incomplete quadrature demodulation and become program, and then leads to the loss for receiving data and bit error rate (the bit error of receiving terminal
Rate, BER) rise etc. predicaments generation.
However, the mismatch caused by local oscillator and frequency mixer, the frequency with fundamental frequency (baseband) signal
Correlation it is relatively low, therefore when the fundamental frequency signal of input changes frequency or when applied to the communication system of wider band band, even if
The correction of above-mentioned phase deviation and amplitude excursion has been completed in this communication system, but there will still likely be in this communication system
Made of caused by frequency dependence (frequency dependent) between in-phase signal path and quadrature signal paths not
Matching.And this mismatch caused by frequency dependence, it is due to because on in-phase signal path and quadrature signal paths
Caused by circuit characteristic between each group corresponding assembly (for example, filter) mismatches.In other words, cause in-phase signal path with
Unmatched second reason is in that between quadrature signal paths, in being manufactured due to circuit it is inevitable it is imperfect happen, because
This makes do not have the circuit exactly matched each other between each group corresponding assembly on in-phase signal path and quadrature signal paths
Characteristic, thus jointly to generate difference by the signal of in-phase signal path and quadrature signal paths, and produce non-
It is expected that the Image interference (image interference) of property.It is formed caused by frequency dependence in view of this, how to correct
In-phase signal path and quadrature signal paths between mismatch, really be fields urgent need to resolve the problem of.
Invention content
The embodiment of the present invention provides a kind of bearing calibration, for correcting the first signal path and the second letter in a receiver
Mismatch between number path, wherein this receiver are additionally provided with a delay circuit string (delay in the first signal path
Chain), to carry out signal delay processing to the first signal path, and it is limited to be additionally provided in second signal path one
Impulse response (finite impulse response, FIR) filter, between first and second signal path not
With compensating.Described method includes following steps.By a multiple frequency signal (multiple frequency signal) point
It is not input in the second frequency mixer in the first frequency mixer and the second signal path in the first signal path, to produce correspondence
The first mixed frequency signal in the first frequency mixer and the second mixed frequency signal corresponding to the second frequency mixer.Using first switch circuit into
The selection of the first mixed frequency signal of row and the second mixed frequency signal, and respectively by the result and second after selected by first switch circuit
Mixed frequency signal is input in the low-pass filter in first and second signal path (low-pass filter, LPF).Respectively will
The output of low-pass filter in first and second signal path is as a result, the simulation number being input in first and second signal path
In word converter (analog-to-digital converter, ADC), to produce correspond to the first signal path first
Test signal and the second test signal corresponding to second signal path.Respectively by the first test signal and the second test signal,
It is input in delay circuit string and finite impulse response filter, to produce a postpones signal and a compensation output signal.It is right
This postpones signal and this compensation output signal carry out subtraction, to acquire the finite impulse being associated in second signal path
First correction coefficient of response filter, and using the first correction coefficient come multiple points to this finite impulse response filter
Joint efficiency is corrected, so that second signal path is then with the finite impulse response filter after having corrected that come to first
And the mismatch between second signal path compensates.
The embodiment of the present invention separately provides a kind of correcting circuit, for correcting the first signal path and second in a receiver
Mismatch between signal path, wherein this receiver are additionally provided with a delay circuit string in the first signal path, with right
First signal path carries out signal delay processing, and a finite impulse response filter is additionally provided in second signal path
Device is compensated with the mismatch between first and second signal path.The correcting circuit includes that mixed frequency signal generates
Unit, test signal generate unit and correction unit.It is defeated to distinguish a multiple frequency signal that mixed frequency signal generates unit
Enter into the first frequency mixer in the first signal path and the second frequency mixer in second signal path, corresponds to the to produce
First mixed frequency signal of one frequency mixer and the second mixed frequency signal corresponding to the second frequency mixer.Test signal generates unit and utilizes the
One switching circuit carries out the selection of the first mixed frequency signal and the second mixed frequency signal, and respectively will be after selected by first switch circuit
Result and the second mixed frequency signal be input in the low-pass filter in first and second signal path, then respectively by first and
The output of low-pass filter in binary signal path is as a result, be input to the analog-digital converter in first and second signal path
In, correspond to the first test signal of the first signal path and corresponding to the second test letter of second signal path to produce
Number.Unit is corrected the first test signal and the second test signal are input to delay circuit string and finite impulse response (FIR) respectively
In filter, to produce a postpones signal and a compensation output signal, and to this postpones signal and this compensation output signal
Subtraction is carried out, the first correction to acquire this finite impulse response filter being associated in second signal path is
Number, and multiple tap coefficients of this finite impulse response filter are corrected using the first correction coefficient, so that
Second signal path then with the finite impulse response filter after having corrected that come between first and second signal path
Mismatch compensates.
In conclusion bearing calibration that the embodiment of the present invention is provided and correcting circuit, can be according under training mode
Observed result, and carry out school come multiple tap coefficients for the finite impulse response filter in second signal path
Just, thus to determine the optimum value of these tap coefficients.By above-mentioned operation, compared to the prior art, the present invention is real
Bearing calibration and the correcting circuit of example are applied, can be more acurrate and expeditiously practical solves the first signal path and second signal
Unmatched problem between path.
For the enabled feature and technology contents for being further understood that the present invention, please refer to below in connection with the present invention specifically
Bright and attached drawing, but these explanations are only used for illustrating the present invention with appended attached drawing, rather than the interest field of the present invention is made any
Limitation.
Description of the drawings
Fig. 1 is the functional block diagram for the receiver that the embodiment of the present invention is provided.
Fig. 2 is the flow diagram for the bearing calibration that the embodiment of the present invention is provided.
Fig. 3 is the functional block diagram for the receiver that another embodiment of the present invention is provided.
Fig. 4 is the flow diagram for the bearing calibration that another embodiment of the present invention is provided.
Fig. 5 is the functional block diagram for the receiver that another embodiment of the present invention is provided.
Fig. 6 is the functional block diagram for the correcting circuit that the embodiment of the present invention is provided.
Fig. 7 is the functional block diagram for the correcting circuit that another embodiment of the present invention is provided.
Specific implementation mode
Hereinafter, the present invention will be described in detail by illustrating various embodiments of the present invention.However, of the invention
Concept may embody in many different forms, and should not be construed as limited by exemplary embodiments set forth herein.In addition,
Same reference numbers can be used to indicate similar component in the accompanying drawings.
Specifically, the bearing calibration that the embodiment of the present invention is provided can be adapted for the receiver of any communication system
In.For example, the communication system can be an orthogonal frequency division multi-task modulation (orthogonal frequency-
Division multiplexing, OFDM) system, but the present invention is not limited thereto system.Referring to Fig. 1, Fig. 1 is the present invention
The functional block diagram for the receiver that embodiment is provided.Receiver 1 has the first signal path 10 and second signal path 12,
In be divided into the first signal path 10 and second signal path 12 do not contain frequency mixer 102 and 122, low-pass filter 104 with
124 and analog-digital converter 106 and 126.In addition, a delay circuit string 108 is provided in the first signal path 10,
For carrying out the delay disposal of input signal for the first signal path 10, and to be then provided with one in second signal path 12
Finite impulse response filter 128, with for for the mismatch between the first signal path 10 and second signal path 12 into
Row compensation.It is noted that the above-mentioned technological means using delay circuit string 108 and finite impulse response filter 128 is
Known to those skilled in the art, therefore just no longer add to repeat about this is dissolved in its thin portion.
However, above-mentioned the relevant technologies there are still greatest problem be, though use finite impulse response filter 128
Circuit characteristic difference between low-pass filter 104 and 124 and analog-digital converter 106 and 126 compensates (also
That is, being compensated for the mismatch between the first signal path 10 and second signal path 12), but in the running of receiver 1
In the process, the mismatch between the first signal path 10 and second signal path 12 also can generate change with factors such as temperature
Change.Thus, it is above-mentioned in the related technology, if to track this variation, it is necessary to completely recast once corrects again, therefore
Need relatively long processing time.It therefore, still can not accurate and expeditiously practical solution first for receiver 1
Unmatched problem between signal path 10 and second signal path 12.
Referring to Fig. 2, the flow diagram for the bearing calibration that Fig. 2, which is the embodiment of the present invention, to be provided.It is noted that
The method of Fig. 2 can perform in the receiver 1 of Fig. 1, therefore be understood with profit also referring to Fig. 1, but the present invention is not limited thereto
System.
First, in step s 201, it first mixes a multiple frequency signal is separately input into the first signal path 10
In the second frequency mixer (also that is, frequency mixer 122) in frequency device (also that is, frequency mixer 102) and second signal path 12, to produce
The first mixed frequency signal corresponding to the first frequency mixer and the second mixed frequency signal corresponding to the second frequency mixer.Secondly, in step
In S203, the selection of the first mixed frequency signal and the second mixed frequency signal is carried out using first switch circuit, and is opened respectively by first
Result after powered-down road is selected and the second mixed frequency signal are input to low in the first signal path 10 and second signal path 12
In bandpass filter 104,124.
In addition, in step S205, respectively by the low-pass filter in the first signal path 10 and second signal path 12
104,124 output as a result, be input to the analog-digital converter 106 in the first signal path 10 and second signal path 12,
In 126, correspond to the first test signal of the first signal path 10 and corresponding to the second of second signal path 12 to produce
Test signal.Then, in step S207, respectively by the first test signal and the second test signal, it is input to delay circuit string
108 and finite impulse response filter 128 in, with produce postpones signal and compensation output signal.
Furthermore in step S209, subtraction is carried out to postpones signal and compensation output signal, is associated with acquiring
First correction coefficient of the finite impulse response filter 128 in second signal path 12, and using the first correction coefficient come
Multiple tap coefficients of finite impulse response filter 128 are corrected.Finally, in step S211 so that the second letter
Number path 12 is then with the finite impulse response filter 128 after having corrected that come to the first signal path 10 and second signal path
Mismatch between 12 compensates.
Therefore, teaching according to the above, those skilled in the art of the present technique it would be appreciated that arrive, the embodiment of the present invention
One of bearing calibration main spirits are in that, are directed to receiver 1 and do not carry out formally receiving before data (also that is, training mode
Under), a multiple frequency signal being automatically generated using receiver 1 observes the low-pass filtering in the first signal path 10
Device 104 and analog-digital converter 106 and the low-pass filter 124 in second signal path 12 and analog-digital converter
Circuit characteristic difference between 126.In addition, this multiple frequency signal passes through the low-pass filtering in the first signal path 10 at the same time
Device 104 and analog-digital converter 106 and the low-pass filter 124 in second signal path 12 and analog-digital converter
After 126, then respectively it is input in delay circuit string 108 and finite impulse response filter 128.
Then, the output of delay circuit string 108 and finite impulse response filter 128 is recycled as a result, being closed to calculate
It is coupled to the first correction coefficient of finite impulse response filter 128, and is rung using the first correction coefficient to correct finite impulse
The multiple tap coefficients for answering filter 128, thus to determine the optimum value of these tap coefficients.Finally, when receiver 1
When proceeding by formal reception data (also that is, normally receiving under pattern), receiver 1 is then using the limited arteries and veins after having corrected that
Response filter 128 is rushed to compensate come the mismatch between the first signal path 10 and second signal path 12.Such one
Come, effectively can actually solve the problems, such as unmatched between the first signal path 10 and second signal path 12.In other words
It says, step S201 to step S209 should be execution before receiver 1 does not carry out formally receiving data (also that is, under training mode)
The step of.
However, in order to illustrate further the realization being implemented in about step S201 to step S209 in the receiver 1 of Fig. 1
Details, the present invention further provides a kind of its embodiments.Referring to Fig. 3, Fig. 3 is another embodiment of the present invention connecing of being provided
Receive the functional block diagram of device.Wherein, part component identical with Fig. 1 is indicated with identical figure number in Fig. 3, therefore herein no longer in detail
State its details.
First, compared to the receiver 1 in Fig. 1, the receiver 1 ' in Fig. 3 includes a switch module S1, in training
Under pattern, the data received by antenna are not suitable as signal source (also that is, multiple frequency working signal of noncontinuity)
When so that frequency mixer 102,122 (also that is, first and second frequency mixer) can be connected to a frequency signal and generate unit together
300, and generate unit 300 via the frequency signal and be used as signal source (signal source), it is multiple thus to export one
Frequency signal SMFRespectively to the first frequency mixer 102 in the first signal path 10 and the second frequency mixer in second signal path 12
In 122.In addition, the cosine signal Cos and sinusoidal signal Sin that go out produced by oscillator LO then can simultaneously be input to respectively
In one frequency mixer 102 and the second frequency mixer 122, with and then with this multiple frequency signal SMFFrequency mixing processing is carried out, and is generated accordingly
Go out to correspond to the first mixed frequency signal MS1 of the first frequency mixer 102 and the second mixed frequency signal MS2 corresponding to the second frequency mixer 122.
Wherein, since the principle of oscillator LO, the first frequency mixer 102 and the second frequency mixer 122 are all those skilled in the art of the present technique institute
Know, therefore about being dissolved in this in the thin portion of 122 carried out Frequency mixing processing of oscillator LO, the first frequency mixer 102 and the second frequency mixer
Just repeat no more.
It is noted that mostly using single-frequency signals (single frequency greatly compared to the prior art
Signal) as the signal source output under training mode, the bearing calibration of the embodiment of the present invention is then to use multiple frequency signal
SMFAs the signal source output under training mode, therefore can be more effectively for the low-pass filter in the first signal path 10
104 with the low-pass filter 124 and analog-digital converter 126 in analog-digital converter 106 and second signal path 12
Between circuit characteristic difference be observed, and contribute to finite impulse response filter 128 tap coefficient it is best
Value adjustment.
In addition, the receiver 1 ' in Fig. 3 further comprises a first switch circuit 302, wherein first switch circuit 302
First end be electrically connected at the low-pass filter 104 in the first signal path 10, and the second end of first switch circuit 302 and
Third end is then respectively electrically connected at the first frequency mixer 102 and the second frequency mixer 122, and second end and third end connect respectively
Receive the first mixed frequency signal MS1 and the second mixed frequency signal MS2 for coming from the first frequency mixer 102 and the second frequency mixer 122.It is worth note
Meaning, this first switch circuit 302 is being controlled by first switch control signal SS1, with selectively so that first switch
One of the second end of circuit 302 and third end, are connected each other with the first end of first switch circuit 302.
Therefore, teaching according to the above, those skilled in the art of the present technique should be appreciated that, when first switch circuit
When 302 second end is connected each other with first end, also mean that the receiver 1 ' of the embodiment of the present invention is by being opened for first
The selection on powered-down road 302, so that the first mixed frequency signal MS1 and the second mixed frequency signal MS2 can respectively be input to first
In the low-pass filter 124 in low-pass filter 104 and second signal path 12 in signal path 10.On the contrary, when first
When the third end of switching circuit 302 is connected each other with first end, also mean that the receiver 1 ' of the embodiment of the present invention is by right
In the selection of first switch circuit 302, then the second mixed frequency signal MS2 is enable simultaneously to be separately input into the first signal road
In the low-pass filter 124 in low-pass filter 104 and second signal path 12 in diameter 10.
However, as described in previous contents, due to present invention contemplates that being that can effectively observe the first signal path 10
Interior low-pass filter 104 and analog-digital converter 106 and the low-pass filter 124 in second signal path 12 and mould
Circuit characteristic difference between quasi- digital quantizer 126, to thereby assist in the tap of adjustment finite impulse response filter 128
The optimum value of head coefficient.Therefore, when the step S203 in Fig. 2 is to be implemented in the receiver 1 ' in Fig. 3, first switch control
Signal SS1 make the third end of first switch circuit 302 and first end be connected each other (that is, so that the second mixed frequency signal MS2 energy
Low pass filtered in enough low-pass filters 104 being simultaneously separately input into the first signal path 10 and second signal path 12
In wave device 124).
Then the output result of low-pass filter 104,124, then is respectively input to analog-digital converter 106,126
In, correspond to the first test signal TS1 of the first signal path 10 and corresponding to the second of second signal path 12 to produce
Test signal TS2, and respectively by the first test signal TS1 and the second test signal TS2, be input to delay circuit string 108 and
In finite impulse response filter 128, to produce postpones signal DS and compensation output signal EQ_OUT.Thus, receive
Device 1 ' is likely to effectively via postpones signal DS and compensation output signal EQ_OUT, and to observe in the first signal path 10
Low-pass filter 104 and analog-digital converter 106 and the low-pass filter 124 in second signal path 12 and simulation
Circuit characteristic difference between digital quantizer 126.More specifically, the compensation output letter arrived obtained in step S207
Number EQ_OUT can then be simplified shown as follows：
EQ_OUT=sum (Input_n*Coef_n) equation (1)
Wherein, Input_n be input in finite impulse response filter 128 n-th of value (also that is, second test
N-th of value in signal TS2), and coef_n be then finite impulse response filter 120 these tap coefficients in the
N values.Significantly, since not starting to be corrected these tap coefficients yet in step S207, therefore
Coef_n in equation (1) is n-th of initial value in these tap coefficients.In addition, obtained in step S209
To the first correction coefficient EQ_err can accordingly be simplified shown as it is as follows：
EQ_err=DS-EQ_OUT equations (2)
Then, in step S209 using the first correction coefficient EQ_err come to the more of finite impulse response filter 120
The corrected equations of a tap coefficient coef_n can be simplifiedly expressed as：
Coef_n'=Coef_n+ (step*EQ_err*Input_n) equation (3)
Wherein, coef_n' is n-th of value in these tap coefficients after correction, and step is one programmable
(programmable) coefficient.It is noted that correcting mode used by above-mentioned tap coefficient coef_n is only herein
To illustrate, it is not intended to limiting the invention.Therefore, equation (3) also can be accordingly simplified shown as follows：
Coef_n'=Coef_n+ (step*sign_of_EQ_err*Input_n) equation (4)
Wherein, sin_of_EQ_err is to indicate a sign bit of first correction coefficient EQ_err.For example,
As the first correction coefficient EQ_err ＞ 0, then it is 1 to enable sign bit sin_of_EQ_err, and as the first correction coefficient EQ_err
When ＜ 0, then it is -1 to enable sign bit sin_of_EQ_err, and as the first correction coefficient EQ_err=0, then enables the sign bit
Sin_of_EQ_err is 0.To sum up, the embodiment of the present invention is not intended to limit school used by above-mentioned tap coefficient coef_n
The specific implementation of positive way, those skilled in the art of the present technique can be designed according to actual demand or application.
Finally, it after these tap coefficients coef_n' after receiver 1 ', which all successfully obtains, arrives calibrated, receives
Device 1 ', which can start to change to switch under the pattern of normally receiving, to be executed (also that is, switch module S1 makes the first frequency mixer 102 and second
Frequency mixer 122, which reverts to, is commonly connected to antenna, and first switch circuit 302 is then controlled by first switch control signal SS1, with
So that the second end of first switch circuit 302 is connected each other with first end).Therefore, teaching according to the above, this technology neck
Field technique personnel should be appreciated that, even if in the operation of receiver 1 ', the first signal path 10 and second signal path
Mismatch between 12 still can generate variation with factors such as temperature, but the receiver 1 ' of the present embodiment then can momentarily switch
To training mode.Thus, the bearing calibration of the embodiment of the present invention can according to the preceding basis for once correcting obtained coefficient,
So that receiver 1 ' corrects identical method using with first time, but only need to finely tune into row coefficient using the shorter time.Cause
This, compared to the prior art, the bearing calibration of the embodiment of the present invention can be more acurrate and expeditiously reality solves the first signal
Unmatched problem between path 10 and second signal path 12.In addition, by existing Given information, the art technology
Personnel should be appreciated that one of first signal path 10 and second signal path 12 in the embodiment of the present invention can be same
Phase signal path, and another path should be then relatively quadrature signal paths, but the present invention is not limited thereto system.
Still further aspect, as described in previous contents, due to also being may be present in receiver 1 ' because of the first frequency mixer 102
And 122 caused mismatch of the second frequency mixer influences, therefore another example will be reused below to illustrate, how the present invention is
To acquire the first correction coefficient EQ_err of the finite impulse response filter being associated in second signal path 12 128.Please
It is the flow diagram for the bearing calibration that another embodiment of the present invention is provided refering to Fig. 4 and Fig. 5, Fig. 4 simultaneously, and Fig. 5 is this
Invent the functional block diagram for the receiver that another embodiment is provided.Wherein the bearing calibration of Fig. 4 can be implemented in connecing for Fig. 5
Receive device in, but the present invention is not limited thereto system.In addition, the part process step identical as Fig. 2 is with identical figure number mark in Fig. 4
Show, and part component identical with Fig. 3 is indicated with identical figure number in Fig. 5, therefore its details is no longer described in detail in this.
Please first simultaneously refering to Fig. 2, Fig. 4 and Fig. 5, it further may include there is step S401~step S403 in step S201.
First, as shown in figure 5, compared to the receiver 1 ' in Fig. 3, the receiver 1 " in Fig. 5 further comprises a second switch electricity
Road 500, the first end of wherein second switch circuit 500 are electrically connected at the first frequency mixer 102, and second switch circuit 500
Second end and third end are then electrically connected in oscillator LO, and second end and third end receive come from oscillator respectively
The cosine signal Cos and sinusoidal signal Sin of LO.It is worth noting that, this second switch circuit 500 is being controlled by a second switch
Signal SS2 is controlled, with selectively so that one of the second end of second switch circuit 500 and third end, are opened with second
The first end on powered-down road 500 is connected each other.
Furthermore, it is understood that in step S401, by multiple frequency signal SMFIt is separately input into the first signal path 10
In the second frequency mixer 122 in first frequency mixer 102 and second signal path 12.Then, in step S403, one is utilized
The selection of cosine signal Cos and sinusoidal signal Sin that two switching circuits 500 are exported into line oscillator LO, and respectively by
Result after selected by two switching circuits 500 and sinusoidal signal Sin, are input to the first frequency mixer 102 and the second frequency mixer 122
In, with and then with multiple frequency signal SMFFrequency mixing processing is carried out, and produces mixed corresponding to the first of the first frequency mixer 102 accordingly
Frequency signal MS1 and the second mixed frequency signal MS2 corresponding to the second frequency mixer 122.
Therefore, teaching according to the above, those skilled in the art of the present technique should be appreciated that, when second switch circuit
When 500 second end is connected each other with first end, also mean that the receiver 1 " of the embodiment of the present invention passes through for second switch
The selection of circuit 500, so that cosine signal Cos and sinusoidal signal Sin that oscillator LO is exported can be respectively entered
In the second frequency mixer 122 in the first frequency mixer 102 and second signal path 12 in the first signal path 10.On the contrary,
When the third end of second switch circuit 500 and first end are connected each other, also mean that the receiver 1 " of the embodiment of the present invention is logical
The selection for second switch circuit 500 is crossed, then the sinusoidal signal Sin that oscillator LO is exported is enable simultaneously to be distinguished
It is input in the second frequency mixer 122 in the first frequency mixer 102 and the second signal path 12 in the first signal path 10.
More specifically, if by the prior art it is found that in training mode, when the first switch in Fig. 5 controls signal
In the case that SS1 is controlled so that third end and the first end of first switch circuit 302 are connected each other each other, no matter the in Fig. 5
Two switch control signal SS2 are the second ends in second switch circuit 500 to be controlled to be connected each other with first end, or control
Third end in second switch circuit 500 when being connected each other with first end, will all make the design side of the receiver 1 " of Fig. 5
The design method (also that is, only first switch circuit 302 is practical has switching effect) for the receiver 1 ' for being such as all Fig. 3 is presented in formula,
Therefore no longer add that its details is described in detail in this.
If on the contrary, in training mode, making first switch electricity when the first switch control signal SS1 in Fig. 5 is controlled
Second switch control signal SS2 in the case that the second end on road 302 is connected each other each other with first end, and in Fig. 5 is then necessary
Correspondingly in order to control so that the third end in second switch circuit 500 to be connected each other with first end (that is, so that oscillator LO
The sinusoidal signal Sin exported can be simultaneously separately input into the first frequency mixer 102 and the second frequency mixer 122).So
Receiver 1 " in one, Fig. 5 just can be via postpones signal DS and compensation output signal EQ_OUT, and effectively observes first
The second mixing in the first frequency mixer 102 to analog-digital converter 106 and second signal path 12 in signal path 10
Device 122 is to the circuit characteristic difference between analog-digital converter 126.
In other words, teaching according to the above, those skilled in the art of the present technique it would be appreciated that arrive, Fig. 4 and Fig. 5's
One of main spirits are in that, it is mixed in oscillator LO, the first frequency mixer 102 and second to increase by one group of second switch circuit 500 more
Between frequency device 122, with selectively so that whether receiver 1 " can be decided in its sole discretion needs to consider that payment is fallen first and mixed together
Being mismatched caused by frequency device 102 and the second frequency mixer 122 influences, with so that the first correction coefficient EQ_ acquired
Err is more accurate, and helps to improve unmatched correction performance between the first signal path 10 and second signal path 12.
Still further aspect, when in receiver 1 " it is determined that needing to consider that the first frequency mixer 102 and the are fallen in payment together
When mismatching influence caused by two frequency mixers 122, that is to say, that in training mode, when first switch control signal SS1 systems
When control is so that the second end of first switch circuit 302 is connected each other each other with first end, second switch control signal SS2 then must
It must correspondingly control so that the third end of second switch circuit 500 is connected each other each other with first end.Thus, in fact,
First switch circuit 302 in aforesaid operations mode can will also be regarded as being not present (also that is, only second switch circuit 500 is real
Border has switching effect).To sum up, each concrete mode of above-mentioned use is only to illustrate herein, it is not to limit
The present invention, in the art the usually intellectual of having should can be designed according to actual demand or application, therefore also not in this
Add that its details is described in detail again.
Finally, in order to illustrate further the operation workflow about bearing calibration, the present invention further provides its correction electricity
A kind of embodiment on road.Referring to Fig. 6, the functional block diagram for the correcting circuit that Fig. 6, which is the embodiment of the present invention, to be provided.So
And following correcting circuits 6 is only the one of which realization method of the above method, it is not intended to limiting the invention.
Specifically, correcting circuit 6 includes that mixed frequency signal generates unit 60, test signal generates unit 62 and correction is single
Member 64.Wherein, above-mentioned each unit can be realized by pure hardware circuit, or arranged in pairs or groups firmware or soft by hardware circuit
Part is realized, to sum up, the present invention is not intended to limit the specific implementation of correcting circuit 6.In addition, above-mentioned each unit can be
It integrates or is provided separately, and the present invention is also not limited system.
Mixed frequency signal generates unit 60 and multiple frequency signal is separately input into the first frequency mixer in the first signal path
And in the second frequency mixer in second signal path, to produce the first mixed frequency signal corresponding to the first frequency mixer and correspond to
Second mixed frequency signal of the second frequency mixer.
Test signal generates unit 62 using a first switch circuit the first mixed frequency signal of progress and the second mixed frequency signal
It chooses, and the result and the second mixed frequency signal after selected by first switch circuit is input to first and second signal road respectively
In low-pass filter in diameter, then respectively by the output of the low-pass filter in first and second signal path as a result, being input to
In analog-digital converter in first and second signal path, to produce the first test letter for corresponding to the first signal path
Number and corresponding to second signal path the second test signal.
First test signal and the second test signal are then input to delay circuit string and limited arteries and veins by correction unit 64 respectively
It rushes in response filter, to produce a postpones signal and a compensation output signal, and to postpones signal and compensation output letter
Number carry out subtraction, with acquire the finite impulse response filter being associated in second signal path first correction be
Number, and multiple tap coefficients of finite impulse response filter are corrected using the first correction coefficient, so that
Second signal path then with the finite impulse response filter after having corrected that come between first and second signal path not
Matching compensates.
It is worth noting that, the correcting circuit 6 described in this example can arrange in pairs or groups, receiver 1 ' as shown in figure 3 executes, therefore
Understood with profit also referring to Fig. 3, therefore its details is no longer described in detail in this.
Still further aspect, as described in previous contents, if in order to consider to offset the first frequency mixer and second mixed together
Being mismatched caused by frequency device influences, and enables the first acquired correction coefficient more accurate, will make again below
It is illustrated with another example.Referring to Fig. 7, the function side for the correcting circuit that Fig. 7, which is another embodiment of the present invention, to be provided
Block diagram.However, following correcting circuits 7 is only the one of which realization method of the above method, it is not intended to limiting the invention.
Wherein, part component identical with Fig. 6 is indicated with identical figure number in Fig. 7, therefore its details is no longer described in detail in this.
In simple terms, unit 60 is generated compared to the mixed frequency signal in Fig. 6, the mixed frequency signal in Fig. 7 generates unit 70, then
The second mixing multiple frequency signal being separately input into the first frequency mixer and the second signal path in the first signal path
In device, and the selection of the cosine signal and sinusoidal signal exported into line oscillator using a second switch circuit.Then,
Respectively by the result and sinusoidal signal after selected by second switch circuit, it is input in the first frequency mixer and the second frequency mixer, with
And then Frequency mixing processing is carried out with multiple frequency signal, and produced accordingly corresponding to the first mixed frequency signal of the first frequency mixer and right
It should be in the second mixed frequency signal of the second frequency mixer.
It is executed with receiver 1 " shown in fig. 5 it is worth noting that, the correcting circuit 7 described in this example can arrange in pairs or groups, therefore
Understood with profit also referring to Fig. 5, therefore its details is no longer described in detail in this.
In conclusion bearing calibration that the embodiment of the present invention is provided and correcting circuit, can be according under training mode
Observed result, and carry out school come multiple tap coefficients for the finite impulse response filter in second signal path
Just, thus to determine the optimum value of these tap coefficients.By above-mentioned operation, compared to the prior art, the present invention is real
Bearing calibration and the correcting circuit of example are applied, can be more acurrate and expeditiously practical solves the first signal path and second signal
Unmatched problem between path.
Example the above is only the implementation of the present invention is not to limit to the scope of the claims of the present invention.
Symbol description
1、1’、1”：Receiver
10：First signal path
12：Second signal path
102、122：Frequency mixer
104、124：Low-pass filter
106、126：Analog-digital converter
108：Delay circuit string
128：Finite impulse response filter
LO：Oscillator
S201~S211, S401~S403：Process step
S1：Switch module
300：Frequency signal generates unit
SMF：Multiple frequency signal
Cos：Cosine signal
Sin：Sinusoidal signal
MS1：First mixed frequency signal
MS2：Second mixed frequency signal
302：First switch circuit
SS1：First switch controls signal
TS1：First test signal
TS2：Second test signal
DS：Postpones signal
EQ_OUT：Compensate output signal
EQ_err：First correction coefficient
500：Second switch circuit
SS2：Second switch controls signal
6、7：Correcting circuit
60、70：Mixed frequency signal generates unit
62：Test signal generates unit
64：Correct unit.
Claims (18)
1. a kind of bearing calibration, for correct one first signal path in a receiver and between a second signal path not
Matching, wherein the receiver is additionally provided with a delay circuit string in first signal path, with to first signal path
Signal delay processing is carried out, and is additionally provided with a finite impulse response filter in the second signal path, with to this
Mismatch between first signal path and the second signal path compensates, which is characterized in that the bearing calibration includes：
One first frequency mixer and the second signal path one multiple frequency signal being separately input into first signal path
In one second interior frequency mixer, with produce correspond to one first mixed frequency signal of first frequency mixer and corresponding to this it is second mixed
One second mixed frequency signal of frequency device；
First mixed frequency signal and the selection of second mixed frequency signal are carried out using a first switch circuit, and this first is opened
Result after powered-down road is selected is input in the low-pass filter in first signal path and by second mixed frequency signal
It is input in the low-pass filter in the second signal path；
Respectively by the output of the low-pass filter in first signal path and the second signal path as a result, be input to this
In an analog-digital converter in one signal path and the second signal path, correspond to first signal path to produce
One first test signal and one second test signal corresponding to the second signal path；
Respectively by first test signal and second test signal, it is input to the delay circuit string and finite impulse response (FIR) filter
In wave device, to produce a postpones signal and a compensation output signal；And
Subtraction is carried out to the postpones signal and the compensation output signal, is associated in the second signal path with acquiring
One first correction coefficient of the finite impulse response filter, and using first correction coefficient come to the finite impulse response (FIR)
Multiple tap coefficients of filter are corrected, so that the second signal path then uses the finite impulse after having corrected that
Response filter compensates come the mismatch between first signal path and the second signal path.
2. bearing calibration as described in claim 1, a first end of the wherein first switch circuit be electrically connected at this first
The low-pass filter in signal path, and a second end of the first switch circuit and a third end be then electrically connected in
First frequency mixer and second frequency mixer, and the second end and the third end receive come from first frequency mixer respectively
And first mixed frequency signal and second mixed frequency signal of second frequency mixer, wherein the first switch circuit are controlled by one first
Switch control signal, selectively to make one of the second end and the third end of the first switch circuit, with this
The first end of first switch circuit is connected each other.
3. bearing calibration as claimed in claim 2, wherein produce first mixed frequency signal and second mixed frequency signal it
In step, further comprise：
The selection of a cosine signal and a sinusoidal signal that an oscillator is exported is carried out using a second switch circuit, and will
Result after the second switch circuit is selected is input to first frequency mixer and carries out Frequency mixing processing with the multiple frequency signal, and
The sinusoidal signal is input in second frequency mixer and carries out Frequency mixing processing with the multiple frequency signal, thus to produce respectively
First mixed frequency signal and second mixed frequency signal.
4. bearing calibration as claimed in claim 3, a first end of the wherein second switch circuit be electrically connected at this first
Frequency mixer, an and second end of the second switch circuit and a third end are then electrically connected in the oscillator, and this
Two ends and the third end receive the cosine signal and the sinusoidal signal for coming from the oscillator, the wherein second switch respectively
Circuit is controlled by second switch control signal, with selectively so that the second end of the second switch circuit and the third end
One of, it is connected each other with the first end of the second switch circuit.
5. bearing calibration as claimed in claim 4, wherein before not acquiring first correction coefficient, when the first switch
The second end of circuit, the first end with the first switch circuit are when being connected each other, which controls signal and then will
Control makes the third end of the second switch circuit, is connected each other with the first end of the second switch circuit.
6. bearing calibration as described in claim 1, wherein one of first signal path and the second signal path are together
Phase signal path, and another of first signal path and the second signal path are a quadrature signal paths.
7. a kind of correcting circuit, for correct one first signal path in a receiver and between a second signal path not
Matching, wherein the receiver is additionally provided with a delay circuit string in first signal path, with to first signal path
Signal delay processing is carried out, and is additionally provided with a finite impulse response filter in the second signal path, with to this
Mismatch between first signal path and the second signal path compensates, which is characterized in that the correcting circuit includes：
One mixed frequency signal generates unit, a multiple frequency signal to be separately input into one first in first signal path
In one second frequency mixer in frequency mixer and the second signal path, mixed corresponding to the one first of first frequency mixer with producing
Frequency signal and one second mixed frequency signal corresponding to second frequency mixer；
One test signal generates unit, and first mixed frequency signal and second mixed frequency signal are carried out using a first switch circuit
It chooses, and the result after selected by the first switch circuit is input in the low-pass filter in first signal path
And second mixed frequency signal is input in the low-pass filter in the second signal path, then respectively by the first signal road
The output of diameter and the low-pass filter in the second signal path is as a result, be input to first signal path and the second signal
In an analog-digital converter in path, to produce one first test signal and correspondence that correspond to first signal path
In one second test signal of the second signal path；And
One correction unit, first test signal and second test signal are input to the delay circuit string respectively and are somebody's turn to do
In finite impulse response filter, to produce a postpones signal and a compensation output signal, and to the postpones signal and it is somebody's turn to do
It compensates output signal and carries out subtraction, to acquire the finite impulse response filter being associated in the second signal path
One first correction coefficient, and using first correction coefficient come multiple tap systems to the finite impulse response filter
Number is corrected so that the second signal path then with the finite impulse response filter after having corrected that come to this first
Mismatch between signal path and the second signal path compensates.
8. correcting circuit as claimed in claim 7, a first end of the wherein first switch circuit be electrically connected at this first
The low-pass filter in signal path, and a second end of the first switch circuit and a third end be then electrically connected in
First frequency mixer and second frequency mixer, and the second end and the third end receive come from first frequency mixer respectively
And first mixed frequency signal and second mixed frequency signal of second frequency mixer, wherein the first switch circuit are controlled by one first
Switch control signal, selectively to make one of the second end and the third end of the first switch circuit, with this
The first end of first switch circuit is connected each other.
9. correcting circuit as claimed in claim 8, which generates unit and further performs the step of to produce
First mixed frequency signal and second mixed frequency signal：
The selection of a cosine signal and a sinusoidal signal that an oscillator is exported is carried out using a second switch circuit, and will
Result after the second switch circuit is selected is input to first frequency mixer and carries out Frequency mixing processing with the multiple frequency signal, and
The sinusoidal signal is input in second frequency mixer and carries out Frequency mixing processing with the multiple frequency signal, thus to produce respectively
First mixed frequency signal and second mixed frequency signal.
10. correcting circuit as claimed in claim 9, a first end of the wherein second switch circuit be electrically connected at this first
Frequency mixer, an and second end of the second switch circuit and a third end are then electrically connected in the oscillator, and this
Two ends and the third end receive the cosine signal and the sinusoidal signal for coming from the oscillator, the wherein second switch respectively
Circuit is controlled by second switch control signal, with selectively so that the second end of the second switch circuit and the third end
One of, it is connected each other with the first end of the second switch circuit.
11. correcting circuit as claimed in claim 10, wherein before not acquiring first correction coefficient, when this first is opened
The second end on powered-down road, the first end with the first switch circuit are when being connected each other, which controls signal then
By control so that the third end of the second switch circuit, is connected each other with the first end of the second switch circuit.
12. correcting circuit as claimed in claim 7, wherein one of first signal path and the second signal path are together
Phase signal path, and another of first signal path and the second signal path are a quadrature signal paths.
13. a kind of bearing calibration, for correcting one first signal path in a receiver and between a second signal path
It mismatches, wherein the receiver is additionally provided with a delay circuit string in first signal path, with to the first signal road
Diameter carries out signal delay processing, and a finite impulse response filter is additionally provided in the second signal path, with right
Mismatch between first signal path and the second signal path compensates, which is characterized in that the bearing calibration includes：
One first frequency mixer and the second signal path one multiple frequency signal being separately input into first signal path
In one second interior frequency mixer, and the cosine signal and a sinusoidal letter that an oscillator is exported are carried out using a switching circuit
Number selection so that the sinusoidal signal that the oscillator is exported, be respectively input to first frequency mixer and this second
Frequency mixing processing is carried out with the multiple frequency signal in frequency mixer, to produce the one first mixing letter for corresponding to first frequency mixer
Number and corresponding to second frequency mixer one second mixed frequency signal；
First mixed frequency signal is input in the low-pass filter in first signal path and by second mixed frequency signal
It is input in the low-pass filter in the second signal path, and respectively by first signal path and the second signal road
The output of the low-pass filter in diameter is as a result, be input to the simulation number in first signal path and the second signal path
In word converter, correspond to one first test signal of first signal path and corresponding to the second signal path to produce
One second test signal；
Respectively by first test signal and second test signal, it is input to the delay circuit string and finite impulse response (FIR) filter
In wave device, to produce a postpones signal and a compensation output signal；And
Subtraction is carried out to the postpones signal and the compensation output signal, is associated in the second signal path with acquiring
One first correction coefficient of the finite impulse response filter, and using first correction coefficient come to the finite impulse response (FIR)
Multiple tap coefficients of filter are corrected, so that the second signal path then uses the finite impulse after having corrected that
Response filter compensates come the mismatch between first signal path and the second signal path.
14. bearing calibration as claimed in claim 13, it is first mixed that a first end of the wherein switching circuit is electrically connected at this
Frequency device, an and second end of the switching circuit and a third end are then electrically connected in the oscillator, and the second end with
And the third end receives the cosine signal and the sinusoidal signal for coming from the oscillator respectively, the wherein switching circuit is controlled by
One switch control signal, with selectively so that one of the second end of the switching circuit and the third end, are opened with this
The first end on powered-down road is connected each other.
15. bearing calibration as claimed in claim 13, wherein one of first signal path and the second signal path are one
In-phase signal path, and another of first signal path and the second signal path are a quadrature signal paths.
16. a kind of correcting circuit, for correcting one first signal path in a receiver and between a second signal path
It mismatches, wherein the receiver is additionally provided with a delay circuit string in first signal path, with to the first signal road
Diameter carries out signal delay processing, and a finite impulse response filter is additionally provided in the second signal path, with right
This first and the second signal path between mismatch compensate, which is characterized in that the correcting circuit includes：
One mixed frequency signal generates unit, a multiple frequency signal to be separately input into one first in first signal path
In one second frequency mixer in frequency mixer and the second signal path, and carries out an oscillator using a switching circuit and exported
A cosine signal and a sinusoidal signal selection so that the sinusoidal signal that the oscillator is exported, is respectively inputted
Carry out Frequency mixing processing with the multiple frequency signal in first frequency mixer and second frequency mixer, with produce correspond to this
One first mixed frequency signal of one frequency mixer and one second mixed frequency signal corresponding to second frequency mixer；
One test signal generates unit, first mixed frequency signal to be input to the low-pass filtering in first signal path
Be input in the low-pass filter in the second signal path in device and by second mixed frequency signal, and respectively by this first
The output of signal path and the low-pass filter in the second signal path as a result, be input to first signal path and this
In an analog-digital converter in binary signal path, to produce one first test signal for corresponding to first signal path
And one second test signal corresponding to the second signal path；And
One correction unit, first test signal and second test signal are input to the delay circuit string respectively and are somebody's turn to do
In finite impulse response filter, to produce a postpones signal and a compensation output signal, and to the postpones signal and it is somebody's turn to do
It compensates output signal and carries out subtraction, to acquire the finite impulse response filter being associated in the second signal path
One first correction coefficient, and using first correction coefficient come multiple tap systems to the finite impulse response filter
Number is corrected so that the second signal path then with the finite impulse response filter after having corrected that come to this first
Mismatch between signal path and the second signal path compensates.
17. correcting circuit as claimed in claim 16, it is first mixed that a first end of the wherein switching circuit is electrically connected at this
Frequency device, an and second end of the switching circuit and a third end are then electrically connected in the oscillator, and the second end with
And the third end receives the cosine signal and the sinusoidal signal for coming from the oscillator respectively, the wherein switching circuit is controlled by
One switch control signal, with selectively so that one of the second end of the switching circuit and the third end, are opened with this
The first end on powered-down road is connected each other.
18. correcting circuit as claimed in claim 16, wherein one of first signal path and the second signal path are one
In-phase signal path, and another of first signal path and the second signal path are a quadrature signal paths.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510897006.8A CN105471779B (en) | 2015-12-08 | 2015-12-08 | Bearing calibration and correcting circuit |
| US15/298,489 US9762336B2 (en) | 2015-12-08 | 2016-10-20 | Calibration method and calibration circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510897006.8A CN105471779B (en) | 2015-12-08 | 2015-12-08 | Bearing calibration and correcting circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105471779A CN105471779A (en) | 2016-04-06 |
| CN105471779B true CN105471779B (en) | 2018-08-31 |
Family
ID=55609064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510897006.8A Active CN105471779B (en) | 2015-12-08 | 2015-12-08 | Bearing calibration and correcting circuit |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9762336B2 (en) |
| CN (1) | CN105471779B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10412698B2 (en) * | 2017-02-22 | 2019-09-10 | Samsung Electronics Co., Ltd. | System and method for IQ mismatch calibration and compensation |
| US10594358B2 (en) | 2017-04-21 | 2020-03-17 | Futurewei Technologies, Inc. | Leakage signal cancellation |
| US10422856B2 (en) * | 2017-04-21 | 2019-09-24 | Futurewei Technologies, Inc. | Frequency nonlinearity calibration in frequency-modulated continuous wave radar |
| TWI645687B (en) * | 2017-08-11 | 2018-12-21 | 瑞昱半導體股份有限公司 | Signal transceiver device and calibration method thereof |
| EP3524999B1 (en) * | 2018-02-08 | 2023-12-06 | Nxp B.V. | Built-in self-test for a radar unit receiver and method therefor |
| EP4060908A4 (en) * | 2019-11-12 | 2023-08-02 | Nippon Telegraph And Telephone Corporation | Reception device |
| CN115037583B (en) * | 2021-03-05 | 2024-04-09 | 瑞昱半导体股份有限公司 | Wireless transceiver with in-phase and quadrature-phase correction function |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1655465A (en) * | 2004-02-11 | 2005-08-17 | 络达科技股份有限公司 | Receiver gain balance compensation circuit and method therefor |
| CN101729080A (en) * | 2008-10-27 | 2010-06-09 | 联发科技股份有限公司 | Transmitter and control method for transmitting and calibrating a phase signal and an amplitude signal |
| TW201545514A (en) * | 2014-05-29 | 2015-12-01 | Realtek Semiconductor Corp | Calibration method and calibration apparatus for calibrating mismatch between first signal path and second signal path of transmitter/receiver |
Family Cites Families (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2998625B2 (en) * | 1996-01-12 | 2000-01-11 | 日本電気株式会社 | Digital / analog shared modulator |
| US5937341A (en) * | 1996-09-13 | 1999-08-10 | University Of Washington | Simplified high frequency tuner and tuning method |
| JPH10117220A (en) * | 1996-10-11 | 1998-05-06 | Hitachi Denshi Ltd | Digital demodulator |
| US7061994B2 (en) * | 2001-06-21 | 2006-06-13 | Flarion Technologies, Inc. | Methods and apparatus for I/Q imbalance compensation |
| US7133657B2 (en) * | 2002-09-26 | 2006-11-07 | Agere Systems Inc. | Channel calibrator for use with a quadrature mixing receiver and a method of operation thereof |
| US7174146B2 (en) * | 2003-09-02 | 2007-02-06 | Mediatek Inc. | Method and apparatus for I/Q mismatch calibration in a receiver |
| US7496341B2 (en) * | 2005-03-24 | 2009-02-24 | Integrated System Solution Corp. | Device and method for providing DC-offset estimation |
| CN101204017B (en) * | 2005-06-22 | 2011-09-14 | 松下电器产业株式会社 | Wireless receiver |
| JP4593430B2 (en) * | 2005-10-07 | 2010-12-08 | ルネサスエレクトロニクス株式会社 | Receiving machine |
| KR100710123B1 (en) * | 2006-02-23 | 2007-04-20 | 지씨티 세미컨덕터 인코포레이티드 | Receiving circuit and method for compensating gain ripple and group delay of filter |
| US7769359B2 (en) * | 2006-06-08 | 2010-08-03 | O2Micro International Ltd. | Adaptive wireless receiver |
| DE102006029482A1 (en) * | 2006-06-27 | 2008-01-03 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Receiver and method for receiving a first usable frequency band and a second usable frequency band |
| US8275082B2 (en) * | 2006-12-01 | 2012-09-25 | Broadcom Corporation | Method and system for delay locked loop for rake receiver |
| US7956694B1 (en) * | 2008-05-12 | 2011-06-07 | Wilson Jeffrey D | Phase controlled dimmer using a narrow band quadrature demodulator |
| US8326252B2 (en) * | 2008-12-30 | 2012-12-04 | Silicon Laboratories Inc. | Controllable image cancellation in a radio receiver |
| EP2409468B1 (en) * | 2009-03-20 | 2014-08-27 | Signal Processing Devices Sweden AB | Method and apparatus for compensation of i/q imbalance |
| US9843378B2 (en) * | 2009-07-24 | 2017-12-12 | Texas Instruments Incorporated | Multiple-input multiple-output wireless transceiver architecture |
| US8351495B2 (en) * | 2009-09-10 | 2013-01-08 | Teledyne Paradise Datacom, Llc | Method and apparatus for detecting in-band interference in a data communications modem |
| US8130882B2 (en) * | 2009-09-30 | 2012-03-06 | Silicon Laboratories Inc. | Radio receiver having a multipath equalizer |
| KR101636016B1 (en) * | 2010-03-11 | 2016-07-05 | 삼성전자주식회사 | Apparatus for receiving signal and compensating phase mismatch method thereof |
| US8615059B2 (en) * | 2010-07-26 | 2013-12-24 | Broadcom Corporation | Distortion cancellation in radio receivers using I/Q correction |
| US8976916B2 (en) * | 2010-09-24 | 2015-03-10 | Electronics And Telecommunications Research Institute | Apparatus and method for receiving dual band RF signals simultaneously |
| US8363712B2 (en) * | 2011-01-06 | 2013-01-29 | Analog Devices, Inc. | Apparatus and method for adaptive I/Q imbalance compensation |
| GB201119888D0 (en) * | 2011-11-17 | 2011-12-28 | Renesas Mobile Corp | Methods of receiving and receivers |
| US8976914B2 (en) | 2012-07-27 | 2015-03-10 | Texas Instruments Incorporated | Multi-tap IQ imbalance estimation and correction circuit and method |
| US9042487B2 (en) * | 2012-08-13 | 2015-05-26 | Texas Instruments Incorporated | Blind I/Q mismatch compensation with receiver non-linearity |
| EP2746814A1 (en) * | 2012-12-24 | 2014-06-25 | u-blox AG | A method of processing a radio frequency signal, a signal processing device for carrying out the method, a radio frequency front-end, a radio receiver and a GNSS receiver |
| TWI528764B (en) * | 2013-12-04 | 2016-04-01 | 瑞昱半導體股份有限公司 | Calibration method and calibration apparatus for calibrating mismatch between first signal path and second signal path of transmitter/receiver |
-
2015
- 2015-12-08 CN CN201510897006.8A patent/CN105471779B/en active Active
-
2016
- 2016-10-20 US US15/298,489 patent/US9762336B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1655465A (en) * | 2004-02-11 | 2005-08-17 | 络达科技股份有限公司 | Receiver gain balance compensation circuit and method therefor |
| CN101729080A (en) * | 2008-10-27 | 2010-06-09 | 联发科技股份有限公司 | Transmitter and control method for transmitting and calibrating a phase signal and an amplitude signal |
| TW201545514A (en) * | 2014-05-29 | 2015-12-01 | Realtek Semiconductor Corp | Calibration method and calibration apparatus for calibrating mismatch between first signal path and second signal path of transmitter/receiver |
Also Published As
| Publication number | Publication date |
|---|---|
| US9762336B2 (en) | 2017-09-12 |
| CN105471779A (en) | 2016-04-06 |
| US20170163356A1 (en) | 2017-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105471779B (en) | Bearing calibration and correcting circuit | |
| US9036753B1 (en) | Calibration method and calibration apparatus for calibrating mismatch between I-path and Q-path of transmitter/receiver | |
| CN105471780B (en) | Bearing calibration and correcting circuit | |
| US10243769B2 (en) | Communication apparatus for increasing communication speeds, spectral efficiency and enabling other benefits | |
| US9686103B2 (en) | Method for compensating the frequency dependent phase imbalance | |
| CN101123460A (en) | Communication system for calibrate impairments in transmitting signal and related method | |
| CN109076040A (en) | Phase compensation device, phase compensating method and communication device | |
| US20160233916A1 (en) | Systems and Methods for Low Pass Filter Mismatch Calibration | |
| US9923586B2 (en) | Apparatus and method for estimating carrier frequency offset for multipath signals | |
| JP2001526872A (en) | Calibration method for n-port receiver | |
| KR101243753B1 (en) | Demodulation circuit and demodulation method | |
| US20070109028A1 (en) | Electrical device comprising analog frequency conversion circuitry and method for deriving characteristics thereof | |
| US9876660B2 (en) | Apparatus and method for estimating carrier frequency offset | |
| IL234851A (en) | Method for determining the imperfections of a transmit pathway and of a receive pathway of an apparatus and associated radio apparatus | |
| KR100760793B1 (en) | Correction of quadrature and gain errors in homodyne receives | |
| WO2013126302A2 (en) | Mechanisms for the correction of i/q impairments, and measurement of transmitter impairments using offset local oscillators | |
| US6519281B1 (en) | Jitter measurement | |
| CN112448902A (en) | Novel transmitter IQ imbalance estimation and compensation method and device | |
| US6597751B1 (en) | Method of displaying signals in the presence of inter symbol interference | |
| US8767876B2 (en) | Filter offset compensation | |
| CN102457353A (en) | Device and method for reducing an error signal component of a transmit signal in a receive signal | |
| Pelet et al. | Timing and carrier acquisition in upstream CATV channels | |
| JPH07202955A (en) | Microwave band signal generator | |
| EP1496610A1 (en) | Frequency converter with carrier self-mixing suppression | |
| CN103581074A (en) | Method for compensating unbalanced signals of wireless communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |