CN104731685B - Computer system with hard disk time state instruction function - Google Patents
Computer system with hard disk time state instruction function Download PDFInfo
- Publication number
- CN104731685B CN104731685B CN201310695536.5A CN201310695536A CN104731685B CN 104731685 B CN104731685 B CN 104731685B CN 201310695536 A CN201310695536 A CN 201310695536A CN 104731685 B CN104731685 B CN 104731685B
- Authority
- CN
- China
- Prior art keywords
- pin
- hard disk
- connector
- control chip
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Power Sources (AREA)
- Debugging And Monitoring (AREA)
Abstract
A kind of computer system with hard disk time state instruction function, hard disk backboard is arranged first to third connector, control chip and the first charactron, first to fourth signal pins of first and second connector connect, control first and second pin of first and second input and output pin connection third connector of chip, its third to the tenth input and output pin connects the ten, the nine, the eight, the five, the 4th of the first charactron, second, third and the 7th pin, the first charactron first and the 6th pin connect first voltage source；The connector of platform controller, the 4th and the 5th is arranged in mainboard, and platform controller is connect with first to fourth input and output pin of the 4th connector, and the clock pins and data pin of platform controller connect first and second pin of the 5th connector.The computer system with hard disk time state instruction function can be shown by the time of making the product of hard disk and using the time, convenient for users to observation.
Description
Technical field
The present invention relates to a kind of computer systems with hard disk time state instruction function.
Background technique
Currently, several hard disks are connected come the memory capacity of expansion system by hard disk backboard in server system, however,
It may cause job insecurity when reaching to a certain degree using the time when hard disk, or even cause server system data that can not deposit
It stores up and loses, since the influence of the time of making the product too long external environment humidity etc. may also cause hard disk is not long using the time
Hard disk failure, therefore, user need to understand in time use time and the time of making the product of the hard disk, prevent hard disk from using with this
Overlong time or the time of making the product cause server system failure too long.
Summary of the invention
In view of this, it is necessary to provide a kind of computer system with hard disk time state instruction function, it can be by hard disk
Shown using time and the time of making the product.
A kind of computer system with hard disk time state instruction function, including a hard disk backboard and a mainboard, it is described hard
Setting first is to third connector, control chip and the first charactron on disk backboard, and first connector is for being electrically connected one
Hard disk, first to fourth signal pins of first connector are connected respectively the first to fourth of second connector
First and second input and output pin of signal pins, the control chip is connected respectively the first of the third connector
And second pin, the third pin ground connection of the third connector, the third for controlling chip to the tenth input and output pin
It is connected respectively the tenth pin, the 9th pin, the 8th pin, the 5th pin, the 4th pin, second of first charactron
Pin, third pin and the 7th pin, first charactron first and the 6th pin be all connected with a first voltage source；It is described
One platform controller, the 4th connector for being electrically connected second connector are set on mainboard and for being electrically connected described
5th connector of three connectors, first to fourth input and output pin of the platform controller are connected respectively described
First to fourth signal pins of four connectors, the clock pins of the platform controller connect the first of the 5th connector
Pin, the data pin of the platform controller connect the second pin of the 5th connector, and the of the 5th connector
Three pins ground connection；When work, the platform controller is read by the 4th connector, the second connector and the first connector
The date of production of the hard disk simultaneously outputs it to the control chip, control date of production for will receiving of chip with work as
The preceding date is compared to obtain the time of making the product of the hard disk, and when controlling factory of first charactron by the hard disk
Between shown.
The computer system with hard disk time state instruction function passes through the platform controller and the control core
Piece obtains the time of making the product of the hard disk, and controlled after being parsed first charactron by the time of making the product of the hard disk into
Row display, convenient for users to observation.
Detailed description of the invention
Fig. 1 is the block diagram of the better embodiment for the computer system that the present invention has hard disk time state instruction function.
Fig. 2 and Fig. 3 is the circuit diagram of hard disk backboard in Fig. 1.
Fig. 4 is the circuit diagram of mainboard in Fig. 1.
Main element symbol description
| Hard disk backboard | 100 |
| Mainboard | 200 |
| Connector | J1-J5 |
| Hard disk | 300 |
| Charactron | 30、40 |
| Platform controller | 10 |
| Resistance | R1-R26 |
| Capacitor | C1-C4 |
| Control chip | U1 |
| Computer system | 1 |
The present invention that the following detailed description will be further explained with reference to the above drawings.
Specific embodiment
Please refer to figs. 1 to 4, and the present invention has the preferable embodiment party of the computer system 1 of hard disk time state instruction function
Formula includes a hard disk backboard 100 and a mainboard 200.A hard disk 300 is connected with the hard disk backboard 100 in the present embodiment
For be illustrated.
Be provided on the hard disk backboard 100 connector J1-J3, control chip U1, capacitor C1-C4, resistance R1-R24 and
Charactron 30 and 40.In the present embodiment, on remaining electronic component on the hard disk backboard 100 and usual hard disk backboard
Electronic component is identical, and details are not described herein.The connector J1 is for being electrically connected hard disk 300, pin TP+, TP-, RP- and RP
+ it is connected respectively pin RX0+, RX0-, TX0+ and TX0- of the connector J2.The voltage pin V5_ of the connector J1
P is all connected with the voltage source P5V through the resistance R1 connection voltage source P5V, voltage pin V5_1 and V5_2.The connector
For the voltage pin V12_P of J1 through the one voltage source P12V of resistance R2 connection, voltage pin V12_1 and V12_2 are all connected with institute
State voltage source P12V.
The input and output pin IO20 and IO19 of the control chip U1 is connected respectively the pin 1 of the connector J3
And 2, the pin 3 of the connector J3 is grounded.One voltage source of input and output pin VCCIO1 connection of the control chip U1
P3V3 and through the capacitor C1 be grounded.It is described control chip U1 the input and output pin VCCIO2 connection voltage source P3V3 and
It is grounded through the capacitor C2.It is described control chip U1 the input and output pin INT1 connection voltage source P3V3 and through the electricity
Hold C3 ground connection, it is described control chip U1 the input and output pin INT2 connection voltage source P3V3 and connect through the capacitor C4
Ground.The input and output pin OE1 of the control chip U1 is grounded through the resistance R3, and the input and output of the control chip U1 are drawn
Foot OE2 is grounded through the resistance R4.The input and output pin TCK of the control chip U1 is grounded through the resistance R5, is inputted
Output pin TDI is through the resistance R6 connection voltage source P3V3, and input and output pin TDO is through resistance R7 connection institute
Voltage source P3V3 is stated, input and output pin TMS is through the resistance R8 connection voltage source P3V3.The control chip U1's
Input and output pin IO1-IO8 respectively through the resistance R9-R16 connect the charactron 30 pin 10,9,8,5,4,2,3 and
7, the input and output pin IO9-1O16 of the control chip U1 connects the charactron 40 through the resistance R17-R24 respectively
Pin 10,9,8,5,4,2,3 and 7.The pin 1 and 6 of the charactron 30 and 40 is all connected with the voltage source P3V3.
10, connector J4 one platform controller (platform controller hub, PCH) are set on the mainboard 200
And J5 and resistance R25 and R26.In the present embodiment, remaining electronic component on the mainboard 200 and the electricity on usual mainboard
Subcomponent is identical, and details are not described herein.The connector J4 is used for the connector J2 being electrically connected on the hard disk backboard 100, institute
State connector J3 of the connector J5 for being electrically connected on the hard disk backboard 100.The input and output pin RX0_ of the PCH10
DP, RX0_DN, TX0_DP and TX0_DN are connected respectively pin TX0+, TX0-, RX0+ and RX0- of the connector J4.Institute
The clock pins SCL for stating PCH10 connects the pin 1 of the connector J5 through the resistance R25, described in data pin SDA warp
Resistance R26 connects the pin 2 of the connector J5, and the pin 3 of the connector J5 is grounded.
In use, the connector J1 connection hard disk 300 on the hard disk backboard 100, on the hard disk backboard 100
Connector J2 is connected to the connector J4 on the mainboard 200 by a cable, and the connector J3 on the hard disk backboard 100 is logical
Cross the connector J5 that a cable is connected on the mainboard 200.
After 200 electrifying startup of mainboard, the PCH10 exports hard disk controlling by described connector J4, J2 and J1
Signal carries out reading and writing data if SATA or SAS signal gives the hard disk 300 to control the hard disk 300.Since hard disk 300 exists
Its date of production is stored in the hard disk 300 when factory, therefore, in the hard disk 300 work, the PCH10
Its date of production can be obtained from the hard disk 300 by described connector J4, J2 and J1 and output it to the control core
Piece U1, the date of production that the control chip U1 will be received is compared with current date, the hard disk 300 is calculated
The time of making the product, and control the charactron 30 and show the time of making the product of the hard disk 300.For the ease of showing, with
The time of making the product of the hard disk 300 is shown for the time limit within full 1 year.Wherein when the time of making the product of the hard disk 300 was less than 1 year
When, the control chip U1 judged the time of making the product of the hard disk 300 for 1 year, and the charactron 30 shows " 1 "；When described hard
The time of making the product of disk 300 is greater than 1 year when less than 2 years, and the control chip U1 judges the time of making the product of the hard disk 300 for 2
Year, the charactron 30 shows " 2 "；When the time of making the product of the hard disk 300 be greater than 2 years and when less than 3 years, the control chip
U1 judged the time of making the product of the hard disk 300 for 3 years, and the charactron 30 shows " 3 "；When the time of making the product of the hard disk 300
When greater than 3 years less than 4 years, the control chip U1 judge the time of making the product of the hard disk 300 for 4 years, the charactron 30
It shows " 4 "；It is greater than 4 years when less than 5 years when the time of making the product of the hard disk 300, the control chip U1 judges the hard disk
300 time of making the product is 5 years, and the charactron 30 shows " 5 ", and so on.If the date of production of the hard disk 300 is 2012
On September 10, current date are on December 10th, 2013, then the factory of the hard disk 300 is calculated in the control chip U1
Time is 2 years, and the charactron 30 shows " 2 " at this time.
Since the hard disk 300 can carry out the power-on time of itself to record and stored, as when on the hard disk 300
When electric, the main control chip in the hard disk 300 reads the power-on time stored in its internal storage first, 0 day (as described in i.e.
It was not used before hard disk 300), and with the power-on time of the storage, such as based on 0 day this time to the hard disk 300
Power-on time, such as carry out within 5 days record and 5 days after record are stored in internal storage, when the hard disk 300 again on
When electric, the main control chip in the hard disk reads the power-on time stored in its internal storage, such as 5 days (i.e. described hard disks 300
Being previously used before is 5 days using the time), and with the power-on time of storage, such as based on 5 days this time to the hard disk 300
Power-on time, such as carry out within 8 days record and 13 days after record are stored in internal storage, and so on.The PCH10
The power-on time of the hard disk 300 is read from the hard disk 300 by described connector J4, J2 and J1, and is outputed it to
The control chip U1, the control chip U1 judge the time that uses of the hard disk 300 according to the power-on time received, and
Control the charactron 40 showing using the time by the hard disk 300.It, will for the time limit with full 1 year for the ease of display
The hard disk 300 is shown using the time.Wherein when the power-on time of the hard disk 300 was less than 1 year, the control core
Piece U1 judged the use time of the hard disk 300 for 0 year, and the charactron 40 shows " 0 "；When the hard disk 300 is when powering on
Between be greater than 1 year and when less than 2 years, the control chip U1 judge the use time of the hard disk 300 for 1 year, the charactron
40 displays " 1 "；When the power-on time of the hard disk 300 be greater than 2 years and when less than 3 years, the control chip U1 judge it is described firmly
Disk 300 is 2 years using the time, and the charactron 40 shows " 2 "；When the power-on time of the hard disk 300 is greater than 3 years and it is less than
At 4 years, the control chip U1 judged the use time of the hard disk 300 for 3 years, and the charactron 40 shows " 3 "；When described
The power-on time of hard disk 300 is greater than 4 years when less than 5 years, and the control chip U1 judges that the use time of the hard disk 300 is
4 years, the charactron 40 showed " 4 ", and so on.
The computer system with hard disk time state instruction function is obtained by the PCH10 and the control chip U1
It obtains the time of making the product of the hard disk 300 and uses the time, and control the charactron 30 and 40 after being parsed for the hard disk
It 30 time of making the product and is shown using the time, convenient for users to observation.
Claims (5)
1. a kind of computer system with hard disk time state instruction function, including a hard disk backboard and a mainboard, the hard disk
To third connector, control chip and the first charactron, first connector is hard for being electrically connected one for setting first on backboard
Disk, pin TP+, TP-, RP- and RP+ of first connector be connected respectively second connector pin RX0+,
RX0-, TX0+ and TX0-, first and second input and output I/O pin of the control chip are connected respectively the third and connect
Connect first and second pin of device, the third pin ground connection of the third connector, the third of the control chip is to the tenth defeated
Enter to export I/O pin be connected respectively the tenth pin of first charactron, the 9th pin, the 8th pin, the 5th pin,
4th pin, second pin, third pin and the 7th pin, first charactron first and the 6th pin be all connected with one
One voltage source；One platform controller, the 4th connector for being electrically connected second connector and use are set on the mainboard
In the 5th connector for being electrically connected the third connector, pin RX0_DP, RX0_DN, TX0_DP of the platform controller and
TX0_DN is connected respectively pin TX0+, TX0-, RX0+ and RX0- of the 4th connector, the platform controller when
Clock pin connects the first pin of the 5th connector, and the data pin of the platform controller connects the 5th connector
Second pin, the 5th connector third pin ground connection；When work, the platform controller passes through the 4th connection
Device, the second connector and the first connector read the date of production of the hard disk and output it to the control chip, described
The date of production received is compared with current date to obtain the time of making the product of the hard disk control chip, and controls institute
The first charactron is stated to show the time of making the product of the hard disk.
2. the computer system as described in claim 1 with hard disk time state instruction function, it is characterised in that: the hard disk
Backboard further includes one second charactron, and the 11st to the 18th input and output I/O pin of the control chip is connected respectively
Tenth pin of second charactron, the 9th pin, the 8th pin, the 5th pin, the 4th pin, second pin, third are drawn
Foot and the 7th pin, second charactron first and the 6th pin be all connected with the first voltage source；It is described flat when work
Platform controller reads the power-on time of the hard disk and outputs it to the control chip, and the control chip is according to receiving
Power-on time judge the hard disk use the time, and control second charactron and carry out the hard disk using the time
Display.
3. the computer system as claimed in claim 2 with hard disk time state instruction function, it is characterised in that: the hard disk
Backboard further includes the first to the 24th resistance, the first resistor be connected to the first voltage pin of first connector with
Between one the second voltage source, the second resistance is connected to second voltage pin and a tertiary voltage source for first connector
Between, the 3rd resistor is connected between the 19th input and output pin and ground of the control chip, the 4th resistance
It is connected between the 20th input and output pin and ground of the control chip, the 5th resistance is connected to the control chip
The 21st input and output pin and ground between, the 6th resistance be connected to it is described control chip the 22nd input it is defeated
Out between pin and the first voltage source, the 23rd input and output that the 7th resistance is connected to the control chip are drawn
Between foot and the first voltage source, the 8th resistance be connected to it is described control chip the 24th input and output pin with
Between the first voltage source, the 9th to the 16th resistance is connected to the third for controlling chip to the tenth input
Export the tenth pin, the 9th pin, the 8th pin, the 5th pin, the 4th pin, second of I/O pin and first charactron
Between pin, third pin and the 7th pin, the 17th to the 24th resistance is connected to the control chip
The tenth pin, the 9th pin, the 8th pin, the 5th of 11st to the 18th input and output I/O pin and second charactron
Between pin, the 4th pin, second pin, third pin and the 7th pin.
4. the computer system as claimed in claim 3 with hard disk time state instruction function, it is characterised in that: the hard disk
Backboard further includes first to fourth capacitor, and the 25th input and output pin of the control chip connects the first voltage source
And be grounded through the first capacitor, the 26th input and output pin of the control chip connects the first voltage source and warp
27th input and output pin of second capacity earth, the control chip connects described in the first voltage source and warp
28th input and output pin of third capacity earth, the control chip connects the first voltage source and through the described 4th
Capacity earth.
5. the computer system as claimed in claim 3 with hard disk time state instruction function, it is characterised in that: the mainboard
Further include the 25th and the 26th resistance, the 25th resistance be connected to the clock pins of the platform controller with
Between first pin of the 5th connector, the 26th resistance be connected to the data pin of the platform controller with
Between the second pin of 5th connector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310695536.5A CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310695536.5A CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104731685A CN104731685A (en) | 2015-06-24 |
| CN104731685B true CN104731685B (en) | 2019-03-26 |
Family
ID=53455597
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310695536.5A Active CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104731685B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106024042A (en) * | 2016-05-26 | 2016-10-12 | 浪潮电子信息产业股份有限公司 | Method for enhancing reliability of hard disk backplane |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1940885A (en) * | 2005-09-30 | 2007-04-04 | 联想(北京)有限公司 | System and method for counting use time |
| CN101183328A (en) * | 2007-11-30 | 2008-05-21 | 东南大学 | Computer universal serial bus interface device time-limited timing controller |
| CN201725327U (en) * | 2009-10-09 | 2011-01-26 | 联想(北京)有限公司 | Electronic equipment and storage device thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001195448A (en) * | 2000-01-12 | 2001-07-19 | Sharp Corp | Usage history storage device, device and method for calculating value on the basis of use history, electrical apparatus including device, recording medium with program realizing remaining value calculating method recorded thereon and method for recycling electrical apparatus |
-
2013
- 2013-12-18 CN CN201310695536.5A patent/CN104731685B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1940885A (en) * | 2005-09-30 | 2007-04-04 | 联想(北京)有限公司 | System and method for counting use time |
| CN101183328A (en) * | 2007-11-30 | 2008-05-21 | 东南大学 | Computer universal serial bus interface device time-limited timing controller |
| CN201725327U (en) * | 2009-10-09 | 2011-01-26 | 联想(北京)有限公司 | Electronic equipment and storage device thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104731685A (en) | 2015-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8743552B2 (en) | Expansion apparatus for serial advanced technology attachment dual in-line memory module and motherboard for supporting the expansion apparatus | |
| US8514604B2 (en) | Monitoring system for monitoring serial advanced technology attachment dual in-line memory module | |
| US8503187B2 (en) | Computer system having data transfer rate indication function of serial advanced technology attachment dual in-line memory module | |
| US8582388B1 (en) | Serial advanced technology attachment dual in-line memory module (SATA DIMM) capable of preventing data loss | |
| US8582313B2 (en) | Motherboard assembly having serial advanced technology attachment dual in-line memory module | |
| US10191525B2 (en) | Modules storing power configuration parameters | |
| US20150062797A1 (en) | Storage expansion system | |
| US20150067223A1 (en) | Hot swappable memory motherboard | |
| CN105115532A (en) | Systems and methods that allow for simulations sensor and signal conditioning circuit performance testing | |
| TW201317593A (en) | Testing device capable of simulating plugging and unplugging actions and testing method thereof | |
| CN102467431A (en) | SATA interface test device and test method thereof | |
| US20140126138A1 (en) | Serial advanced technology attachment dual in-line memory module device and motherboard for supporting the same | |
| CN102540104A (en) | Testing device | |
| CN104731685B (en) | Computer system with hard disk time state instruction function | |
| US9195620B2 (en) | Computer system having capacity indication function of serial advanced technology attachment dual in-line memory module device | |
| US20130166956A1 (en) | Diagnostic card for recording reboot times of servers | |
| US20080177924A1 (en) | Expansion device for bios chip | |
| CN105183596A (en) | Electronic device | |
| CN107341064A (en) | Anti-misplug system based on vehicle Variable flow control unit sub-circuit board | |
| CN203588128U (en) | Three-in-one laptop mainboard fault diagnosis card | |
| US8314629B2 (en) | SAS interface output signal detecting apparatus | |
| US8634186B2 (en) | Non-volatile memory controller cable arrangement | |
| TW201528261A (en) | Hard disk drive having using time indication function | |
| CN206451008U (en) | A kind of MCU driving LCD display module circuits | |
| TW201531850A (en) | Computer system having hard disk drive time state indication function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20171010 Address after: Guangdong province Shenzhen city Longhua District Dalang street community of Longsheng gold dragon road e-commerce incubator exhibition Tao Commercial Plaza E block 706 Applicant after: Shenzhen step Technology Transfer Center Co., Ltd. Address before: Haiyun Binhai Economic and Technological Development Zone, Tianjin City, No. 80 300457 Street Applicant before: Hongfujin Precision Electronics (Tianjin) Co., Ltd. Applicant before: Hon Hai Precision Industry Co., Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190711 Address after: 226100 Fuxing Road, Yuet Lai Town, Haimen, Nantong, Jiangsu, 20 Patentee after: Nantong excellent art design Co., Ltd. Address before: 518000 Guangdong Shenzhen Longhua New District big wave street Longsheng community Tenglong road gold rush e-commerce incubation base exhibition hall E commercial block 706 Patentee before: Shenzhen step Technology Transfer Center Co., Ltd. |