CN104639375A - Interface management method and network equipment - Google Patents
Interface management method and network equipment Download PDFInfo
- Publication number
- CN104639375A CN104639375A CN201510095034.8A CN201510095034A CN104639375A CN 104639375 A CN104639375 A CN 104639375A CN 201510095034 A CN201510095034 A CN 201510095034A CN 104639375 A CN104639375 A CN 104639375A
- Authority
- CN
- China
- Prior art keywords
- sfp
- slot
- optical module
- register
- programming device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Optical Communication System (AREA)
Abstract
The invention discloses an interface management method, which is applied to network equipment formed by connecting a front plug board and a rear plug board. A CPU (Central Processing Unit) of the front plug board is connected with a connector through a PCIe (Peripheral Component Interconnect Express) bus; a programmable device serving as an I2C multiplexer is arranged in the rear plug board; the connector is connected with the programmable device and the programmable device is connected with each SFP (Small Form-Factor Pluggable transceiver)/SFP+ slot through an I2C bus; the programmable device is used for determining a working state of an optical module according to a DDM (Digital Diagnostic Monitoring) digital signal of the SFP/SFP+ slot and performing a read operation or write operation on the optical module according to an instruction in an instruction register of the optical module when the optical module is in a normal working state. Thus the management resource occupancy of the CPU to the interface module is reduced, and further more CPU resources are used for business processing. Meanwhile, the number of used connector terminals between the front and rear plug boards is also reduced, and the hardware cost is reduced.
Description
Technical field
The present invention relates to communication technical field, particularly a kind of interface managerial method.The present invention also relates to a kind of network equipment simultaneously.
Background technology
Advanced telecommunications computing platform ATCA (Advanced Telecom Computing Architecture, advanced telecommunications computing platform) be the up-to-date communications platform technical standard for field of telecommunications application of PICMG (PCI Industrial Computer Manufacturer'sGroup, PCI Industrial Computer Manufacturers tissue) tissue.The most important feature of ATCA framework is standardization, Opening, modularization, allly the assembly of spot replace can be called FRU (FieldReplaceUnit, Field Replaceable Unit), therefore, no matter be power module, fan module, management board, or the forward and backward plate of various function, can carry out on-the-spot charged hot plug, combined by the cordwood system type of high flexibility, thus abundanter new opplication and new business can be supported.
The system meeting ATCA standard is made up of veneer before and after one or more hot plug, as shown in Figure 1, for ATCA front card, back card/back board, backboard schematic diagram, in the network equipment formed based on ATCA veneer, in order to provide One's name is legion and high performance network interface, header board generally adopts NPU (Network Process Unit, network processing unit) or polycaryon processor realization, then by some simple PHY (Physical Layer of design on the back card/back board (RTM) of same slot, physical layer protocol) chip and connector be (as RJ45 or SFP (Small Form-factor Pluggable transceiver, SFP)/SFP+ slot, SFP is GE (General Electric, General Electric) optical module interface, SFP+ is 10G optical module interface), for connecting outside netting twine or optical fiber.
At present, the interface between communication equipment adopts optical fiber interface more and more.And SFP/SFP+ slot is except installing the optical module of Fiber SFP interface, all right compatible electric module (Copper SFP) of installing RJ45 interface simultaneously, flexibility is good, speed can from conventional 1Gbps (SFP), 10Gbps (SFP+), to 40Gbps (QSFP+) etc., be therefore more and more more widely used.
According to SFP/SFP+ standard, each SFP/SFP+ module both provides the management interface that meets I2C standard, by I2C interface, system can obtain model, the information such as parameter and operating state of module, DDM (the Digital Diagnostic Monitoring of this namely SFP/SFP+ optical module, numerical diagnostic monitors) function, the data such as optical module transceiver temperature, supply voltage, laser bias current, utilizing emitted light power and received optical power can be monitored in real time by DDM interface.Utilize the DDM function of optical module, we can carry out real-time monitoring, alarm to the key parameter in the optical module course of work, fix a breakdown in time.A very simple example, if the fiber failure on circuit, the received optical power monitor value so in DDM outside alarm threshold, thus triggering system will can produce alarm.
Need each optical module to support I2C interface owing to realizing DDM function, present back card/back board RTM (Running Time Meter, running timer) design generally can design 4,8,12,24 even more optical modules, therefore also need the I2C interface of respective numbers.Prior art generally adopts the modular design of the interface management of the front/rear plate of the ATCA shown in Fig. 2, I2C standard specifies every bar I2C bus can not exist two identical address of devices, like this when they are connected with CPU, just need through I2C multiplexer (because CPU does not generally have so many I2C interface).I2C multiplexer is generally realized by special chip, as adopted the PCA9545A of PHILIPS Co., supports an I2C Interface Expanding to be 4 I2C interfaces; Or PCA9548A, supports an I2C Interface Expanding to be 8 I2C interfaces.
Realizing in process of the present invention, inventor finds that prior art at least exists following problem:
(1) take resource many, increase and realize cost, also reduce product reliability simultaneously.
If the I2C interface bus of each SFP/SFP+ optical module is connected to front card as shown in Figure 1, then can takies a large amount of high-speed differential signal resource, cause waste.Because an I2C interface needs to take 2 interconnection pin, the interconnection pin that I2C takies is more, the interconnection pin leaving other modules for is fewer, and in fact zone3 connector needs increasing interconnection pin to be used to the signal of the Ethernet transmitting tens of road, the enough data path bandwidth required for some premium quality product of guarantee.In addition, in transmitting procedure, signal is avoided being transmitted by connector as far as possible, otherwise the reliability design of product can be reduced, the I2C signal of 10-20 multichannel is transmitted by connector, and because I2C is synchronous transmission interface, therefore signal sequence and reliability can be greatly affected.
(2) software compatibility is poor, and the load caused to hardware is too large
Because I2C is a kind of low-frequency serial bus, frequency is generally 100kHz or 400kHz.For 100kHz, if do not consider the response time of device, read a byte and approximately expend 40 I2C clock cycle (about 0.4ms).Because only have an I2C interface to be connected between processor and I2C multiplexer, processor has to go to inquire about by the mode of poll one by one the state variation of each SFP module, due to the equipment that CPU is relevant high speed processing, therefore this polling mode occupies a large amount of cpu resources; For interrupt mode, there is no the interrupt pin of definition module in SFP/SFP+ module standard, hardware structure does not provide support.
As can be seen here, how effectively to manage each SFP/SFP+ module and as far as possible low expend cpu resource, becoming the technical problem that those skilled in the art are urgently to be resolved hurrily.
Summary of the invention
The invention provides a kind of interface managerial method, described method is applied in the network equipment connected to form by front card and back card/back board, CPU in described front card is connected by PCIe bus with connector, the programming device as I2C multiplexer is provided with in described back card/back board, described connector is connected with described programming device, described programming device is connected with each SFP/SFP+ slot in described back card/back board by I2C bus, described SFP/SFP+ slot is for connecting optical module, and the method comprises:
Described programming device, according to the DDM digital signal of described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
If described optical module is in normal operating conditions, described programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the DDM digital signal of described SFP/SFP+ slot after described read operation or described write operation.
Wherein, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot;
Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
Preferably, described programming device, according to the DDM digital signal of described SFP/SFP+ slot, is determined the operating state of the optical module be connected with described SFP/SFP+ slot, is specially:
Described programming device reads the status register value of the digital signal of the optical module be connected with described SFP/SFP+ slot, and described digital signal comprises and there is signal and enable/disable signal transmission;
There is signal confirm whether described optical module inserts according to described in described programming device, and confirms whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission;
If described optical module is enabled, described programming device confirms that described optical module is in normal operating conditions;
Do not insert or not enabled if described optical module is current, described programming device confirms that described optical module is in non operating state, and continues the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
Preferably, described programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module, is specially:
Described programming device judges whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, and described programming device performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished;
If the determination result is YES, and described instruction is read operation, described programming device reads the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot.
Preferably, also comprise:
If described programming device reads the content failure in the corresponding address register of the SFP/SFP+ slot at described optical module place, described programming device reports abnormal conditions by the related bits position in self interrupt status register;
If described programming device performs the failure of described write operation, described programming device reports abnormal conditions by the related bits position in self interrupt status register.
Preferably, also comprise:
Described programming device, according to the time interval set in the interrupt register of self, adds up the quantity of the interruption of the identical type produced within the described time interval;
The first interruption of the identical type produced in the described time interval and last interruption report by described programming device.
Disclosed herein as well is a kind of network equipment, the described network equipment is connected to form by front card and back card/back board, CPU in described front card is connected by PCIe bus with connector, the programming device as I2C multiplexer is provided with in described back card/back board, described connector is connected with described programming device, described programming device is connected with each SFP/SFP+ slot in described back card/back board by I2C bus, and described SFP/SFP+ slot is for connecting optical module, and this equipment comprises:
Determination module, for the DDM digital signal according to described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
Processing module, for when described optical module is in normal operating conditions, carries out read operation or write operation according to the instruction in self command register to described optical module; And after described read operation or described write operation, again indicate described determination module to determine the operating state of the optical module be connected with described SFP/SFP+ slot according to the DDM digital signal of described SFP/SFP+ slot.
Wherein, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot;
Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
Preferably, described determination module, specifically for:
Read the status register value of the digital signal of optical module be connected with described SFP/SFP+ slot, described digital signal comprises and there is signal and enable/disable signal transmission;
There is signal confirm whether described optical module inserts according to described, and confirm whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission;
If described optical module is enabled, confirm that described optical module is in normal operating conditions;
Do not insert or not enabled if described optical module is current, confirm that described optical module is in non operating state, and continue the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
Preferably, described processing module, specifically for:
Judge whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished;
If the determination result is YES, and described instruction is read operation, read the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot.
Preferably, this network equipment, also comprises:
Reporting module, for when content failure in the corresponding address register of SFP/SFP+ slot reading described optical module place, reports abnormal conditions by the related bits position in self interrupt status register; And when described programming device performs the failure of described write operation, report abnormal conditions by the related bits position in self interrupt status register.
Statistical module, for according to the time interval set in the interrupt register of self, adds up the quantity of the interruption of the identical type produced within the described time interval; And the first interruption of the identical type produced in the described time interval and last interruption are reported.
As can be seen here, by applying technical scheme of the present invention, the CPU of front card is connected by PCIe bus with connector, and the programming device be provided with in back card/back board as I2C multiplexer, connector is connected with programming device and programming device is connected with each SFP/SFP+ slot in back card/back board by I2C bus, programming device according to the operating state of the DDM digital signal determination optical module of SFP/SFP+ slot, and carries out read operation or write operation according to the instruction in the command register of self to described optical module when optical module is in normal work shape.Thus reduce the management resource occupation rate of CPU docking port module, make more multi-CPU resource for Business Processing.Also reduce the usage quantity of bonder terminal between front/rear plate simultaneously, decrease hardware cost.
Accompanying drawing explanation
Fig. 1 is ATCA front card in prior art, back card/back board, backboard schematic diagram;
Fig. 2 is the modular design schematic diagram of the interface management of the front/rear plate of ATCA in prior art;
Fig. 3 is the schematic flow sheet of a kind of interface managerial method that the present invention proposes;
Fig. 4 is the ATCA front/rear plate interface management design diagram optimized in the specific embodiment of the invention;
Fig. 5 is the register design schematic diagram of SFP/SFP+ module in the FPGA of the specific embodiment of the invention;
Fig. 6 is the structural representation of a kind of interface management equipment that the present invention proposes.
Embodiment
For defect of the prior art, the embodiment of the present application discloses a kind of interface managerial method, described method is applied in the network equipment connected to form by front card and back card/back board, CPU (Central Processing Unit in described front card, CPU (central processing unit)) be connected by PCIe bus with connector, the programming device as I2C multiplexer is provided with in described back card/back board, described connector is connected with described programming device, described programming device is connected with each SFP/SFP+ slot in described back card/back board by I2C bus, described SFP/SFP+ slot is for connecting optical module, the method comprises the following steps:
Step 301, described programming device, according to the DDM digital signal of described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
In the preferred embodiment of the invention, programming device comprises the steps: according to the process of the operating state of DDM digital signal determination optical module
Step a) described programming device reads the status register value of the digital signal of the optical module be connected with described SFP/SFP+ slot, and described digital signal comprises and there is signal and enable/disable signal transmission;
Step b) signal is there is and confirms whether described optical module inserts, and confirm whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission, and process respectively according to following situation in described programming device according to described:
(1) if described optical module is enabled, described programming device confirms that described optical module is in normal operating conditions;
(2) do not insert or not enabled if described optical module is current, described programming device confirms that described optical module is in non operating state, and continues the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
Step 302, if described optical module is in normal operating conditions, described programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the DDM digital signal of described SFP/SFP+ slot after described read operation or described write operation.
Realizing sharing in the process of process to CPU, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot; Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
Determining after optical module is in normal operating conditions, described programming device carries out read operation or write operation by according to the instruction in the command register of self to described optical module, and re-executes step 301 after described read operation or described write operation.In the preferred embodiment of the invention, the idiographic flow that programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module is as follows, simultaneously, because needs support read operation and write operation, therefore be that likely occur cannot the situation of read operation or write operation when read operation or write operation, for this situation, present applicant proposes following solution:
Described programming device judges whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, and described programming device performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished; If described programming device reads the content failure in the corresponding address register of the SFP/SFP+ slot at described optical module place, described programming device reports abnormal conditions by the related bits position in self interrupt status register;
If the determination result is YES, and described instruction is read operation, described programming device reads the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot; If described programming device performs the failure of described write operation, then programming device reports abnormal conditions by the related bits position in self interrupt status register.
In addition, in order to avoid interrupting the harmful effect that multipair CPU produces, the present invention was provided with programming device according to the time interval set in the interrupt register of self, added up the quantity of the interruption of the identical type produced within the described time interval; And the first interruption of the identical type produced in the described time interval and last interruption are reported.Thus the shielding achieved for interrupting.
In order to set forth technological thought of the present invention further, now in conjunction with concrete application scenarios, technical scheme of the present invention is described.Because the specific embodiment of the invention relates separately to hardware designs and Software for Design two large divisions, will be described respectively therefore:
One, hardware designs
In order to reduce the front and rear panel interconnection pin number shared by I2C interface, first the chip performing the multiplexing function of I2C has been put on rear plate by the present invention, only have an I2C bus like this by zone3 connector (namely only taking 2 pins), dramatically saves on the number of zone3 connector pin.On the other hand, I2C multiplexer of the present invention no longer adopts conventional business multiplexing chip, but adopt CPLD (Complex Programmable Logic Device, CPLD) or FPGA (Field Programmable Gate Array, field programmable gate array), can be Software for Design and preferably flexibility (as providing interrupt mechanism) is provided, present invention employs FPGA.
Different RTM back card/back boards has different interface quantity demands, supposes back card/back board designs 12 SFP slots in the present invention.Compared with the design before optimizing, the design after optimization saves 22 interconnection pin.In order to promote the speed of the rear plate SFP module of CPU access further, the present invention's PCIe bus replaces I2C bus, because PCIe interface is the standard interface that current most processor is supported, have transmission rate high, connect simple feature, annexation is as shown in Figure 4.
Can find out according to Fig. 4, during CPU with FPGA is connected, PCIe bus takies 4 interconnection pin, although account for 2 pins than I2C bus more, but speed has risen to 2.5Gb/s, far above the speed of I2C 400K, the rate limit problem between CPU and FPGA I2C multiplexer is solved.Another benefit of selection PCIe is: if adopt interrupt mode, then PCIe does not need special interrupt pin, because it relies on in-band message to interrupt.In addition, the 12 groups of I2C buses connecting FPGA and 12 SFP/SFP+ slot are independent mutually, so FPGA can access 12 SFP/SFP+ modules concurrently, this is again than the improved efficiency 12 times of traditional serial access.
Two, Software for Design
The speed of CPU generally hundreds of megahertz on gigahertz, and the speed of I2C bus is generally up to 400kHz (common only has 100kHz), and both are not completely on an order of magnitude.Therefore how processing the relation between high-speed CPU and low speed I2C bus, is also the main Optimum Points that the present invention considers.So FPGA not only will bear the task of expansion I2C bus, and the task of management low speed bus equipment to be born, make CPU have the task that more time-triggered protocol amount of calculation is large, priority is high.Therefore, the groundwork of Software for Design drops on FPGA.
2 ripe IP (intellectual property) cores are integrated with: one is PCIe kernel, works in from equipment (End Point) pattern, 1 paths (x1Lane) in FPGA; Another is I2C kernel, works in main equipment (Master) pattern, and each bar I2C bus is independent mutually.The design of FPGA software needs the factor of consideration two aspect: one is efficient, reduces the processing load of CPU as far as possible; Two is support hot plug, because SFP/SFP+ module all may be inserted into or extract at any time, the agreement that I2C bus is being run may be caused to be interrupted and to produce exception at any time.
Particularly, in this specific embodiment, optical module external pin table is as follows:
Table 1 FTLX1471D3BCL 10GE optical module external pin table
Based on above setting, the register design in the FPGA of the specific embodiment of the invention and and SFP module between control line as shown in Figure 5.This specific embodiment defines address register and data register for each SFP+ simultaneously, and these 2 registers occur in pairs, and every a pair register pair answers an I2C bus.When CPU needs to read a register in SFP+ module, register address can be set to address register, then to arrange command register be R read operation.If operation is normal, then after having operated, FPGA can the deposit data read in the data register of correspondence; If operation occurs abnormal, then FPGA can arrange the related bits position reflection abnormal conditions of interrupt status register; When processor needs the register write in SFP+ module, first data to be written are write data register, and by register address writing address register, then to arrange command register be W write operation.If write operation is abnormal, FPGA also can arrange the related bits position reflection abnormal conditions of interrupt status register.
Interrupt status register reflects every operating state of bar I2C bus and the state of module itself, such as: the work of I2C bus whether normal, whether read-write operation is successfully completed, module is pulled out or insertion etc.Whether interrupt mask register is used for defining each state variation and wants triggered interrupts to report mechanism.
Because the Link State of many SFP+ optical modules can obtain from its physical layer state register, CPU typically obtains link information by this register of direct poll.If I2C operating frequency is 100kHz, then read a register about 0.4ms consuming time (12 SFP modules expend about 4.8ms altogether); Such high-speed CPU continually (as every 0.1s) remove polling status, greatly reduce the operating efficiency of CPU.And typically, module and Link State are not changing always, possible a few hours or a few talent once change, if but CPU can not catch in time and this time changes, just may cause fatal consequence to system cloud gray model, such as link disconnects settling does not have Timeliness coverage, the interruption run causing practical business.
Therefore, in Software for Design of the present invention, to devise by FPGA to the polling tasks of adapter CPU, report CPU with interrupt mode, make CPU only need remove to obtain the Link State of SFP+ module when system initialization, need hardly in running to waste any cpu resource.Meanwhile, because the present invention is from traditional polling scheme, is optimized for down trigger mode, greatly reduces cpu load, improve efficiency.
In addition, to some interrupt type, the plug, Link State etc. of such as module, devise the function preventing " interruption storm " in FPGA software." interruption storm " referred in the short time has a large amount of interruptions to produce, and directly affects the efficiency even Business Processing of CPU.Such as: SFP module is not seated, void is inserted, and may cause the frequent variations of state, and then generation is interrupted in triggering in a large number.
It should be noted that, because the priority of interrupting is greater than any thread or task, when interrupting too much, processor is just busy with process and interrupts and have no time to attend to normal data processing and business.In the present invention, FPGA according to " interrupting storm register " predetermined time interval, can add up the number of interruptions of identical type, report the interruption of first interruption occurred and last generation, conceal the interruption that pilot process produces, thus improve processor efficiency.The setting in the time interval defines as required, and suggestion representative value can be set to about 50ms-100ms.In addition, the software discovery class operated on CPU interrupts giving the correct time frequently, can also forbid this kind of interruption by arranging interrupt mask register, and output message reminding user.
The embodiment of the present application three also discloses a kind of network equipment, as shown in Figure 6, the described network equipment is connected to form by front card 610 and back card/back board 620, central processor CPU 630 in described front card 610 is connected by PCIe bus with connector 640, the programming device 650 as I2C multiplexer is provided with in described back card/back board 620, described connector 640 is connected with described programming device 650, described Programmable 650 is connected with each SFP/SFP+ slot 660 in described back card/back board 620 by I2C bus, described SFP/SFP+ slot 660 is for connecting optical module, this programming device comprises:
Determination module 651, for the DDM digital signal according to described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
Processing module 652, for when described optical module is in normal operating conditions, carries out read operation or write operation according to the instruction in self command register to described optical module; And after described read operation or described write operation, again indicate described determination module to determine the operating state of the optical module be connected with described SFP/SFP+ slot according to the DDM digital signal of described SFP/SFP+ slot.
Wherein, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot;
Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
Concrete, described determination module, specifically for:
Read the status register value of the digital signal of optical module be connected with described SFP/SFP+ slot, described digital signal comprises and there is signal and enable/disable signal transmission;
There is signal confirm whether described optical module inserts according to described, and confirm whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission;
If described optical module is enabled, confirm that described optical module is in normal operating conditions;
Do not insert or not enabled if described optical module is current, confirm that described optical module is in non operating state, and continue the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
Concrete, described processing module, specifically for:
Judge whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished;
If the determination result is YES, and described instruction is read operation, read the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot.
Concrete, this network equipment also comprises:
Reporting module, for when content failure in the corresponding address register of SFP/SFP+ slot reading described optical module place, reports abnormal conditions by the related bits position in self interrupt status register; And when described programming device performs the failure of described write operation, report abnormal conditions by the related bits position in self interrupt status register.
Concrete, this network equipment also comprises:
Statistical module, for according to the time interval set in the interrupt register of self, adds up the quantity of the interruption of the identical type produced within the described time interval; And the first interruption of the identical type produced in the described time interval and last interruption are reported.
Through the above description of the embodiments, those skilled in the art can be well understood to the present invention can by hardware implementing, and the mode that also can add necessary general hardware platform by software realizes.Based on such understanding, technical scheme of the present invention can embody with the form of software product, it (can be CD-ROM that this software product can be stored in a non-volatile memory medium, USB flash disk, portable hard drive etc.) in, comprise some instructions and perform each method implementing described in scene of the present invention in order to make a computer equipment (can be personal computer, server, or the network equipment etc.).
It will be appreciated by those skilled in the art that accompanying drawing is a schematic diagram preferably implementing scene, the module in accompanying drawing or flow process might not be that enforcement the present invention is necessary.
It will be appreciated by those skilled in the art that the module in the device implemented in scene can carry out being distributed in the device of enforcement scene according to implementing scene description, also can carry out respective change and being arranged in the one or more devices being different from this enforcement scene.The module of above-mentioned enforcement scene can merge into a module, also can split into multiple submodule further.
The invention described above sequence number, just to describing, does not represent the quality implementing scene.
Be only several concrete enforcement scene of the present invention above, but the present invention is not limited thereto, the changes that any person skilled in the art can think of all should fall into protection scope of the present invention.
Claims (10)
1. an interface managerial method, it is characterized in that, described method is applied in the network equipment connected to form by front card and back card/back board, central processor CPU in described front card is connected by PCIe bus with connector, the programming device as I2C multiplexer is provided with in described back card/back board, described connector is connected with described programming device, described programming device is connected with each SFP SFP/SFP+ slot in described back card/back board by I2C bus, described SFP/SFP+ slot is for connecting optical module, and the method comprises:
Described programming device, according to the DDM digital signal of described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
If described optical module is in normal operating conditions, described programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module, and the numerical diagnostic function for monitoring DDM digital signal again according to described SFP/SFP+ slot after described read operation or described write operation determines the operating state of the optical module be connected with described SFP/SFP+ slot.
Wherein, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot;
Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
2. the method for claim 1, is characterized in that, described programming device, according to the DDM digital signal of described SFP/SFP+ slot, is determined the operating state of the optical module be connected with described SFP/SFP+ slot, is specially:
Described programming device reads the status register value of the digital signal of the optical module be connected with described SFP/SFP+ slot, and described digital signal comprises and there is signal and enable/disable signal transmission;
There is signal confirm whether described optical module inserts according to described in described programming device, and confirms whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission;
If described optical module is enabled, described programming device confirms that described optical module is in normal operating conditions;
Do not insert or not enabled if described optical module is current, described programming device confirms that described optical module is in non operating state, and continues the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
3. the method for claim 1, is characterized in that, described programming device carries out read operation or write operation according to the instruction in the command register of self to described optical module, is specially:
Described programming device judges whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, and described programming device performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished;
If the determination result is YES, and described instruction is read operation, described programming device reads the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot.
4. method as claimed in claim 3, is characterized in that, also comprise:
If described programming device reads the content failure in the corresponding address register of the SFP/SFP+ slot at described optical module place, described programming device reports abnormal conditions by the related bits position in self interrupt status register;
If described programming device performs the failure of described write operation, described programming device reports abnormal conditions by the related bits position in self interrupt status register.
5. the method for claim 1, is characterized in that, also comprises:
Described programming device, according to the time interval set in the interrupt register of self, adds up the quantity of the interruption of the identical type produced within the described time interval;
The first interruption of the identical type produced in the described time interval and last interruption report by described programming device.
6. a network equipment, it is characterized in that, the described network equipment is connected to form by front card and back card/back board, central processor CPU in described front card is connected by PCIe bus with connector, the programming device as I2C multiplexer is provided with in described back card/back board, described connector is connected with described programming device, described programming device is connected with each SFP/SFP+ slot in described back card/back board by I2C bus, described SFP SFP/SFP+ slot is for connecting optical module, and described programming device comprises:
Determination module, for the numerical diagnostic function for monitoring DDM digital signal according to described SFP/SFP+ slot, determines the operating state of the optical module be connected with described SFP/SFP+ slot;
Processing module, for when described optical module is in normal operating conditions, carries out read operation or write operation according to the instruction in self command register to described optical module; And after described read operation or described write operation, again indicate described determination module to determine the operating state of the optical module be connected with described SFP/SFP+ slot according to the DDM digital signal of described SFP/SFP+ slot.
Wherein, described read operation is that CPU is arranged in described command register after register address being set to the address register corresponding with described SFP/SFP+ slot, and described read operation is that described CPU generates when needing the reading data register corresponding with described SFP/SFP+ slot;
Described write operation is that data to be written are being write the data register corresponding with described SFP/SFP+ slot and are being arranged in described command register after register address is write the address register corresponding with described SFP/SFP+ slot by described CPU, and described write operation is that described CPU generates when needing the write register corresponding with described SFP/SFP+ slot.
7. the network equipment as claimed in claim 6, is characterized in that, described determination module, specifically for:
Read the status register value of the digital signal of optical module be connected with described SFP/SFP+ slot, described digital signal comprises and there is signal and enable/disable signal transmission;
There is signal confirm whether described optical module inserts according to described, and confirm whether described optical module is enabled when judged result is for being according to described enable/disable signal transmission;
If described optical module is enabled, confirm that described optical module is in normal operating conditions;
Do not insert or not enabled if described optical module is current, confirm that described optical module is in non operating state, and continue the operating state determining the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot.
8. the network equipment as claimed in claim 6, is characterized in that, described processing module, specifically for:
Judge whether there is instruction in the command register of self;
If the determination result is YES, and described instruction is write operation, performs described write operation, and again determines the operating state of the optical module be connected with described SFP/SFP+ slot according to the digital signal of described SFP/SFP+ slot after being finished;
If the determination result is YES, and described instruction is read operation, read the content in the corresponding address register of the SFP/SFP+ slot at described optical module place, be placed in the corresponding data register of the SFP/SFP+ slot at described optical module place by reading result, and state is set according to current poll reads the operating state perhaps again determining the optical module be connected with described SFP/SFP+ slot in the corresponding address register of the SFP/SFP+ slot at described optical module place according to the digital signal of described SFP/SFP+ slot.
9. the network equipment as claimed in claim 8, is characterized in that, also comprise:
Reporting module, for when content failure in the corresponding address register of SFP/SFP+ slot reading described optical module place, reports abnormal conditions by the related bits position in self interrupt status register; And when described programming device performs the failure of described write operation, report abnormal conditions by the related bits position in self interrupt status register.
10. the network equipment as claimed in claim 6, is characterized in that, also comprise:
Statistical module, for according to the time interval set in the interrupt register of self, add up the quantity of the interruption of the identical type produced within the described time interval, and the first interruption of the identical type produced in the described time interval and last interruption are reported.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510095034.8A CN104639375A (en) | 2015-03-03 | 2015-03-03 | Interface management method and network equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510095034.8A CN104639375A (en) | 2015-03-03 | 2015-03-03 | Interface management method and network equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104639375A true CN104639375A (en) | 2015-05-20 |
Family
ID=53217722
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510095034.8A Pending CN104639375A (en) | 2015-03-03 | 2015-03-03 | Interface management method and network equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104639375A (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105515784A (en) * | 2015-12-02 | 2016-04-20 | 北京浩瀚深度信息技术股份有限公司 | High speed interface board card and setting method for communication equipment |
| CN105652982A (en) * | 2015-12-25 | 2016-06-08 | 曙光信息产业股份有限公司 | Server |
| WO2016201983A1 (en) * | 2015-06-17 | 2016-12-22 | 中兴通讯股份有限公司 | Method and device for managing enablement state of optical module |
| CN106294040A (en) * | 2015-06-11 | 2017-01-04 | 中兴通讯股份有限公司 | The acquisition methods of optical module status information and device |
| CN106411398A (en) * | 2016-05-23 | 2017-02-15 | 深圳市鑫杰讯科技有限公司 | Optical module detector |
| CN107423027A (en) * | 2017-07-24 | 2017-12-01 | 杭州迪普科技股份有限公司 | A kind of information-reading method of optical module, device and system |
| CN108632084A (en) * | 2018-03-30 | 2018-10-09 | 天津麒麟信息技术有限公司 | A kind of network interface state updating method based on GMAC network controllers built in Feiteng processor |
| CN110069436A (en) * | 2018-01-22 | 2019-07-30 | 纬颖科技服务股份有限公司 | Hot plug control circuit and associated storage servers system |
| CN111131936A (en) * | 2019-12-28 | 2020-05-08 | 苏州浪潮智能科技有限公司 | Optical module monitoring method, monitoring device, switch and storage medium |
| CN114039939A (en) * | 2021-10-25 | 2022-02-11 | 北京四方继保工程技术有限公司 | Device, FPGA and method for self-adaptive optical-electrical interface |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6448672B1 (en) * | 2000-02-29 | 2002-09-10 | 3Com Corporation | Intelligent power supply control for electronic systems requiring multiple voltages |
| US20030130969A1 (en) * | 2002-01-10 | 2003-07-10 | Intel Corporation | Star intelligent platform management bus topology |
| CN1983987A (en) * | 2006-05-12 | 2007-06-20 | 华为技术有限公司 | Monitor of rear card board in intelligent-platform management interface system |
| CN201114153Y (en) * | 2007-09-29 | 2008-09-10 | 华为技术有限公司 | Veneer for accomplishing load balancing |
| CN201388208Y (en) * | 2009-04-03 | 2010-01-20 | 南京贝伦思网络科技有限公司 | Multi-rate, multi-interface data message processing veneer based on ATCA |
-
2015
- 2015-03-03 CN CN201510095034.8A patent/CN104639375A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6448672B1 (en) * | 2000-02-29 | 2002-09-10 | 3Com Corporation | Intelligent power supply control for electronic systems requiring multiple voltages |
| US20030130969A1 (en) * | 2002-01-10 | 2003-07-10 | Intel Corporation | Star intelligent platform management bus topology |
| CN1983987A (en) * | 2006-05-12 | 2007-06-20 | 华为技术有限公司 | Monitor of rear card board in intelligent-platform management interface system |
| CN201114153Y (en) * | 2007-09-29 | 2008-09-10 | 华为技术有限公司 | Veneer for accomplishing load balancing |
| CN201388208Y (en) * | 2009-04-03 | 2010-01-20 | 南京贝伦思网络科技有限公司 | Multi-rate, multi-interface data message processing veneer based on ATCA |
Non-Patent Citations (2)
| Title |
|---|
| 周东杰: "基于FPGA的新型SFP光模块监测系统", 《计算机系统应用》 * |
| 王江: "ATCA架构中多网口后板的高效设计", 《电子技术应用》 * |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106294040A (en) * | 2015-06-11 | 2017-01-04 | 中兴通讯股份有限公司 | The acquisition methods of optical module status information and device |
| CN106294040B (en) * | 2015-06-11 | 2020-07-03 | 中兴通讯股份有限公司 | Method and device for acquiring optical module state information |
| CN106330327B (en) * | 2015-06-17 | 2020-06-30 | 中兴通讯股份有限公司 | Method and device for managing enabling state of optical module |
| WO2016201983A1 (en) * | 2015-06-17 | 2016-12-22 | 中兴通讯股份有限公司 | Method and device for managing enablement state of optical module |
| CN106330327A (en) * | 2015-06-17 | 2017-01-11 | 中兴通讯股份有限公司 | Method and device of managing enabling state of optical module |
| CN105515784A (en) * | 2015-12-02 | 2016-04-20 | 北京浩瀚深度信息技术股份有限公司 | High speed interface board card and setting method for communication equipment |
| CN105652982A (en) * | 2015-12-25 | 2016-06-08 | 曙光信息产业股份有限公司 | Server |
| CN106411398A (en) * | 2016-05-23 | 2017-02-15 | 深圳市鑫杰讯科技有限公司 | Optical module detector |
| CN107423027A (en) * | 2017-07-24 | 2017-12-01 | 杭州迪普科技股份有限公司 | A kind of information-reading method of optical module, device and system |
| CN107423027B (en) * | 2017-07-24 | 2021-11-23 | 杭州迪普科技股份有限公司 | Information reading method, device and system for optical module |
| CN110069436A (en) * | 2018-01-22 | 2019-07-30 | 纬颖科技服务股份有限公司 | Hot plug control circuit and associated storage servers system |
| CN108632084A (en) * | 2018-03-30 | 2018-10-09 | 天津麒麟信息技术有限公司 | A kind of network interface state updating method based on GMAC network controllers built in Feiteng processor |
| CN111131936A (en) * | 2019-12-28 | 2020-05-08 | 苏州浪潮智能科技有限公司 | Optical module monitoring method, monitoring device, switch and storage medium |
| CN111131936B (en) * | 2019-12-28 | 2022-07-08 | 苏州浪潮智能科技有限公司 | Optical module monitoring method, monitoring device, switch and storage medium |
| CN114039939A (en) * | 2021-10-25 | 2022-02-11 | 北京四方继保工程技术有限公司 | Device, FPGA and method for self-adaptive optical-electrical interface |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104639375A (en) | Interface management method and network equipment | |
| CN106603265B (en) | Management method, network device, and non-transitory computer-readable medium | |
| US7398437B2 (en) | Method and system for multi-user channel allocation for a multi-channel analyzer | |
| US11411753B2 (en) | Adding network controller sideband interface (NC-SI) sideband and management to a high power consumption device | |
| US8037223B2 (en) | Reconfigurable I/O card pins | |
| CN106502814B (en) | Method and device for recording error information of PCIE (peripheral component interface express) equipment | |
| US7912995B1 (en) | Managing SAS topology | |
| CN104410510A (en) | Method, device and system for processing failure in controller where information is transmitted through interface card | |
| JP2019175424A (en) | Method and system for checking error of cable | |
| US11550739B2 (en) | Storage system and method for switching working mode of storage system | |
| US8826081B2 (en) | Data processing apparatus and related methods of debugging processing circuitry | |
| CN113204510B (en) | Server management architecture and server | |
| CN111949464A (en) | CPU network interface adaptability test board card, test system and test method | |
| WO2013013540A1 (en) | Atca machine frame system, construction method and rear board | |
| CN113760803A (en) | Server and control method | |
| CN109561032B (en) | Switch module reaches switch including it | |
| CN107704403B (en) | Device and method for optimizing signal transmission of main back plate | |
| CN113220092A (en) | Server | |
| CN213276628U (en) | CPU network interface adaptability test board card and test system | |
| EP3805911A1 (en) | Method, device and system for acquiring link negotiation information of optical module | |
| CN107122268B (en) | NUMA-based multi-physical-layer partition processing system | |
| CN213693732U (en) | Data transmission system and router with built-in data transmission system | |
| CN218768139U (en) | Embedded computing device based on VPX | |
| CN114860636B (en) | Server user interface panel, server, using method and workstation | |
| CN220438930U (en) | Interface expanding device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150520 |
|
| RJ01 | Rejection of invention patent application after publication |