CN104392959A - Method for manufacturing dual damascene structure - Google Patents
Method for manufacturing dual damascene structure Download PDFInfo
- Publication number
- CN104392959A CN104392959A CN201410710830.3A CN201410710830A CN104392959A CN 104392959 A CN104392959 A CN 104392959A CN 201410710830 A CN201410710830 A CN 201410710830A CN 104392959 A CN104392959 A CN 104392959A
- Authority
- CN
- China
- Prior art keywords
- layer
- hard mask
- manufacture method
- double damask
- damask structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
Abstract
The invention discloses a method for manufacturing dual damascene structure. The method comprises the following steps: after forming a dual damascene pattern with a trench in a dielectric layer and a hard mask layer, firstly using fluorine-containing gas dry etching to remove the hard mask layer, then depositing a barrier layer, a seed layer and metallic copper, thereby finally forming the dual damascene structure. The method can reduce the overall film layer thickness and aspect ratio of the characteristic structure before the coppering technology after the hard mask layer is removed, and enlarge the window of coppering technology; the method can further prevent the dielectric layer such as an ultralow dielectric material from damage during the process of removing the hard mask layer via wet etching of the prior art, and avoid the probability of metal entering the dielectric layer under the effect of the wet method liquid, thereby solving the problems of electric leakage and reliability of dielectric layer.
Description
Technical field
The present invention relates to the manufacturing technology field of semiconductor device, particularly relate to a kind of manufacture method of double damask structure.
Background technology
In the technological development of very lagre scale integrated circuit (VLSIC), along with due to the lifting of chip speed, the reduction etc. of power consumption, the delay of the delay of metal interconnecting wires far super device.In order to reduce interconnect delay, ultra-low dielectric materials replaces silicon dioxide thus can reduce dielectric constant, and reduces interconnection capacitance; Copper instead of aluminium thus can reduce interconnection resistance and improve electric migration performance.Traditional aluminium technique adopts first depositing metal aluminium, then photoetching, etching are carried out to metallic aluminium, and metallic copper forces down due to saturated steam, cannot remove from the accessory substance of etching, namely the Damascus technics adopted carries out photoetching, etching to medium, is then barrier layer, the deposit of inculating crystal layer and copper plating and cmp (CMP).But along with the reduction of characteristic size and the use of ultra-low dielectric materials, in order to prevent the damage to dielectric materials in process of removing photoresist after the etch, improve lithographic process window, metal hard mask obtains more and more general application.Metal hard mask dual damascene process is after ultra-low dielectric materials deposit, and deposit titanium nitride (TiN) etc. are as hard mask material.First be the photoetching to titanium nitride, etching thus definition groove characteristic size, be then the photoetching of through hole, follow-up etching comprises, the etching of through hole, etch chamber internal in-situ removes photoresist subsequently, be afterwards groove and throughhole portions while etching, thus formed double damask structure.
Due to characteristic size continue reduce, in order to ensure the covering of bottom and side wall barrier layer and inculating crystal layer, thus the copper preventing the diffusion of copper in ultra-low dielectric materials follow-up plating, need the certain thickness barrier layer of deposit and inculating crystal layer, the aperture efficiency characteristic size that plating can be made like this to face is less, thus increases the difficulty of copper-plating technique.In order to increase copper-plating technique window, need to reduce total thicknesses of layers as far as possible, the titanium nitride in existing dual damascene process is graphical for dual damascene process, is remove in copper CMP technique in follow-up metallization process.By removing the hard mask of titanium nitride after dual damascene process etching, will help and reduce total thicknesses of layers, thus effectively increase copper-plating technique window.
At present, removing the methods that mask adopts usually firmly such as titanium nitride is, after dual damascene process etching, introduces organic or inorganic compound and carry out wet etching to remove in follow-up wet method degumming process.The shortcoming of the method is, because the ultra-low dielectric materials of double damask structure sidewall after etching exposes completely, has Titanium to enter into the possibility of ultra-low dielectric materials under the effect of wet liquid medicine, thus causes the problem of electric leakage and medium reliability.Chinese patent application CN103094184 A proposes and adopts the hydrofluoric acid of dilution to remove hard mask, but the hydrofluoric acid of dilution can cause damage to ultra-low dielectric materials, affects device performance.
Summary of the invention
The object of the invention is to make up above-mentioned the deficiencies in the prior art, a kind of manufacture method of double damask structure is provided, before removing the hard mask such as titanium nitride and reducing copper facing while total thicknesses of layers of feature structure and depth-width ratio, avoid the damage to dielectric layers such as ultra-low dielectric materials in removal process.
For achieving the above object, the invention provides a kind of manufacture method of double damask structure, it comprises the following steps:
Step S01, provides a silicon chip substrate, and forms dielectric layer and hard mask layer successively over the substrate;
Step S02, utilizes chemical wet etching, in described dielectric layer and hard mask layer, form groove, and forms dual damascene figure;
Step S03, utilizes fluoro-gas dry etching to remove described hard mask layer;
Step S04, forms barrier layer and/or inculating crystal layer in described trench bottom surfaces and sidewall, and in described groove, forms metallic copper, to form double damask structure.
Further, described fluoro-gas is the compound containing fluorine element and inert gas elements.
Further, described fluoro-gas is xenon difluoride, xenon tetrafluoride or tetrafluoride krypton.
Further, in step S03, the flow of fluoro-gas is 3-20sccm.
Further, the reaction temperature of step S03 is 50-300 DEG C, and reaction pressure is 0.3-2Torr.
Further, step S03 and step S02 completes in same cavity.
Further, described hard mask layer is titanium nitride or tantalum nitride.
Further, described hard mask layer thickness is
Further, described barrier layer and/or inculating crystal layer are Ti/TiN/Cu or Ta/TaN/Cu.
Further, described dielectric layer is ultra-low dielectric materials.
The manufacture method of double damask structure provided by the invention, by after dielectric layer and hard mask layer form the fluted dual damascene figure of tool, first utilize fluoro-gas dry etching, remove hard mask layer, carry out the deposit of barrier layer, inculating crystal layer and metallic copper subsequently, finally form double damask structure.Method of the present invention can reduce total thicknesses of layers and the depth-width ratio of copper-plating technique (metallic copper deposit) front feature structure after removing hard mask layer, increase the window of copper-plating technique, the present invention also can avoid prior art wet etching to remove damage to dielectric layers such as ultra-low dielectric materials in hard mask process, and under the effect of wet liquid medicine can be avoided, have metal to enter into the possibility of dielectric layer, solve the problem of electric leakage and dielectric layer reliability.
Accompanying drawing explanation
For can clearer understanding objects, features and advantages of the present invention, below with reference to accompanying drawing, preferred embodiment of the present invention be described in detail, wherein:
Fig. 1 to Fig. 5 is each step structural representation of the double damask structure manufacture method of first embodiment of the invention.
Embodiment
The manufacture method of double damask structure of the present invention, it comprises the following steps:
Step S01, provides a silicon chip substrate, and forms dielectric layer and hard mask layer successively over the substrate;
Step S02, utilizes chemical wet etching, in described dielectric layer and hard mask layer, form groove, and forms dual damascene figure;
Step S03, utilizes fluoro-gas dry etching to remove described hard mask layer;
Step S04, forms barrier layer and/or inculating crystal layer in described trench bottom surfaces and sidewall, and in described groove, forms metallic copper, to form double damask structure.
The manufacture method of double damask structure provided by the invention, by after dielectric layer and hard mask layer form the fluted dual damascene figure of tool, first utilize fluoro-gas dry etching, remove hard mask layer, carry out the deposit of barrier layer, inculating crystal layer and metallic copper subsequently, finally form double damask structure.Method of the present invention can reduce total thicknesses of layers and the depth-width ratio of copper-plating technique (metallic copper deposit) front feature structure after removing hard mask layer, increase the window of copper-plating technique, the present invention also can avoid prior art wet etching to remove damage to dielectric layers such as ultra-low dielectric materials in hard mask process, and under the effect of wet liquid medicine can be avoided, have metal to enter into the possibility of dielectric layer, solve the problem of electric leakage and dielectric layer reliability.
Particularly, as shown in Figure 1, step S01 comprises provides a silicon chip substrate 11, and forms ultra-low dielectric materials layer 12 and the titanium nitride layer 13 as hard mask successively on the substrate 11.Wherein, ultra-low dielectric materials layer can be carbon doped silicon dioxide or porous carbon doping silicon dioxide; Titanium nitride layer is formed by physical vapor deposition, and its thickness is preferably
the present embodiment is
As shown in Figure 2, step S02 comprises and utilizes lithographic etch process, and graphical ultra-low dielectric materials layer 12 and titanium nitride layer 13 to form groove 14, thus form the dual damascene figure with groove 14.This step realizes by conventional means, therefore repeats no more.
As shown in Figure 3, step S03 comprise utilize fluoro-gas dry etching remove titanium nitride layer 13, the damage that this step avoids the ultra-low dielectric materials of existing wet-etching technology to trench bottom surfaces and sidewall to cause by dry etching, also wet etching liquid used can be avoided to make Titanium enter into ultra-low dielectric materials, thus avoid electric leakage, improve the reliability of ultra-low dielectric materials.
Wherein, in this step, fluoro-gas is preferably xenon difluoride, and it has higher etch rate to titanium nitride.In this step, xenon difluoride flow is preferably 3-20sccm, and the present embodiment is 10sccm; Reaction temperature in reaction cavity is preferably 50-300 DEG C, and the present embodiment is 90 DEG C; Reaction pressure is preferably 0.3-2Torr, the non-1.0Torr of the present embodiment.This step can adopt in-situ process, and namely same cavity, with Simplified flowsheet, also can adopt independent cavity with step S02, and the present embodiment adopts the xenon difluoride cavity of Sheng Mei semiconductor company.
As shown in Figure 4, after removal titanium nitride layer 13, just can carry out the subsequent technique of double damask structure, form barrier layer and/or inculating crystal layer in groove 14 bottom surface and sidewall, and in groove 14 depositing metal copper (copper-plating technique), to form double damask structure.Wherein, barrier layer and/or inculating crystal layer can be Ti/TiN/Cu, TaN/Ta/Cu etc.
As shown in Figure 5, cmp (CMP) is carried out to silicon chip, completes the making of double damask structure.
In other embodiments, hard mask layer can also be tantalum nitride; In dry etch process, etching gas that is corresponding with hardmask layer, that this material is had to higher etch rate such as xenon tetrafluoride, tetrafluoride krypton etc. can be selected to contain the compound of fluorine element and inert gas elements, to remove this hard mask layer.
Claims (10)
1. a manufacture method for double damask structure, is characterized in that, it comprises the following steps:
Step S01, provides a silicon chip substrate, and forms dielectric layer and hard mask layer successively over the substrate;
Step S02, utilizes chemical wet etching, in described dielectric layer and hard mask layer, form groove, and forms dual damascene figure;
Step S03, utilizes fluoro-gas dry etching to remove described hard mask layer;
Step S04, forms barrier layer and/or inculating crystal layer in described trench bottom surfaces and sidewall, and in described groove, forms metallic copper, to form double damask structure.
2. the manufacture method of double damask structure according to claim 1, is characterized in that: described fluoro-gas is the compound containing fluorine element and inert gas elements.
3. the manufacture method of double damask structure according to claim 2, is characterized in that: described fluoro-gas is xenon difluoride, xenon tetrafluoride or tetrafluoride krypton.
4. the manufacture method of the double damask structure according to any one of claims 1 to 3, is characterized in that: in step S03, the flow of fluoro-gas is 3-20sccm.
5. the manufacture method of double damask structure according to claim 4, is characterized in that: the reaction temperature of step S03 is 50-300 DEG C, and reaction pressure is 0.3-2Torr.
6. the manufacture method of double damask structure according to claim 4, is characterized in that: step S03 and step S02 completes in same cavity.
7. the manufacture method of the double damask structure according to any one of claims 1 to 3, is characterized in that: described hard mask layer is titanium nitride or tantalum nitride.
8. the manufacture method of double damask structure according to claim 7, is characterized in that: described hard mask layer thickness is
9. the manufacture method of double damask structure according to claim 1, is characterized in that: described barrier layer and/or inculating crystal layer are Ti/TiN/Cu or Ta/TaN/Cu.
10. the manufacture method of double damask structure according to claim 1, is characterized in that: described dielectric layer is ultra-low dielectric materials.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410710830.3A CN104392959A (en) | 2014-11-28 | 2014-11-28 | Method for manufacturing dual damascene structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410710830.3A CN104392959A (en) | 2014-11-28 | 2014-11-28 | Method for manufacturing dual damascene structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104392959A true CN104392959A (en) | 2015-03-04 |
Family
ID=52610836
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410710830.3A Pending CN104392959A (en) | 2014-11-28 | 2014-11-28 | Method for manufacturing dual damascene structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104392959A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109346420A (en) * | 2018-09-11 | 2019-02-15 | 武汉新芯集成电路制造有限公司 | A method of detection damascene structure electric conductivity |
| CN112349650A (en) * | 2019-08-06 | 2021-02-09 | 芯恩（青岛）集成电路有限公司 | Damascus structure and preparation method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1444275A (en) * | 2002-03-07 | 2003-09-24 | 中芯国际集成电路制造(上海)有限公司 | Double mosaic process |
| US20050266681A1 (en) * | 2003-09-19 | 2005-12-01 | International Business Machines Corp. | Formation of low resistance via contacts in interconnect structures |
| CN103839876A (en) * | 2012-11-27 | 2014-06-04 | 盛美半导体设备（上海）有限公司 | Method and device for manufacturing semiconductor device |
-
2014
- 2014-11-28 CN CN201410710830.3A patent/CN104392959A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1444275A (en) * | 2002-03-07 | 2003-09-24 | 中芯国际集成电路制造(上海)有限公司 | Double mosaic process |
| US20050266681A1 (en) * | 2003-09-19 | 2005-12-01 | International Business Machines Corp. | Formation of low resistance via contacts in interconnect structures |
| CN103839876A (en) * | 2012-11-27 | 2014-06-04 | 盛美半导体设备（上海）有限公司 | Method and device for manufacturing semiconductor device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109346420A (en) * | 2018-09-11 | 2019-02-15 | 武汉新芯集成电路制造有限公司 | A method of detection damascene structure electric conductivity |
| CN109346420B (en) * | 2018-09-11 | 2021-04-06 | 武汉新芯集成电路制造有限公司 | Method for detecting conductivity of damascene structure |
| CN112349650A (en) * | 2019-08-06 | 2021-02-09 | 芯恩（青岛）集成电路有限公司 | Damascus structure and preparation method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI420590B (en) | Integrated circuit structure and method of manufacturing the same | |
| TWI603429B (en) | Methods for forming semiconductor device having air gap | |
| CN106558531B (en) | Semiconductor structure and manufacturing method thereof | |
| CN105830211A (en) | Elongated contacts using litho-freeze-litho-etch process | |
| CN105575887B (en) | The forming method of interconnection structure | |
| US10090155B2 (en) | Semiconductor device having interconnect structure | |
| CN106206283B (en) | Groove etching method and the first metal layer manufacturing method | |
| CN107863323A (en) | The forming method of semiconductor device | |
| TW201322334A (en) | Method for forming air gap interconnection structure | |
| TW201533870A (en) | Method of fabricating integrated circuit and structure thereof | |
| CN105789111A (en) | Formation method for semiconductor structure | |
| US8409962B2 (en) | Manufacturing method of copper interconnection structure with MIM capacitor | |
| CN104465728B (en) | The grid structure and process of separate gate power device | |
| JP2002289691A (en) | Method of forming dual-damascene interconnection and structure using the method | |
| CN103066014A (en) | Copper/ air gap preparation method | |
| CN104392959A (en) | Method for manufacturing dual damascene structure | |
| JPH0831456B2 (en) | Method for manufacturing semiconductor device | |
| KR20030058853A (en) | Method for Forming of Semiconductor Device | |
| CN104851835B (en) | Metal interconnection structure and forming method thereof | |
| CN104465506A (en) | Method for forming air gaps in copper interconnection | |
| US7015149B2 (en) | Simplified dual damascene process | |
| KR100831981B1 (en) | Method for forming contact plug in semiconductor device | |
| CN104658967A (en) | Semiconductor component and manufacturing method thereof | |
| CN104505344B (en) | The method for forming porous ultra-low dielectric materials | |
| JPH10116904A (en) | Manufacture of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150304 |
|
| WD01 | Invention patent application deemed withdrawn after publication |