CN103955432A - Data storage method and device - Google Patents
Data storage method and device Download PDFInfo
- Publication number
- CN103955432A CN103955432A CN201410163176.9A CN201410163176A CN103955432A CN 103955432 A CN103955432 A CN 103955432A CN 201410163176 A CN201410163176 A CN 201410163176A CN 103955432 A CN103955432 A CN 103955432A
- Authority
- CN
- China
- Prior art keywords
- data
- page address
- written
- continuous
- pages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
- Memory System (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
The invention discloses a data storage method. The data storage method comprises the steps that when a data writing instruction is detected and received, logic page addresses of data to be written and a number of pages of the data to be written are determined according to the received data writing instruction, a physical page address corresponding to each logic page address of the data to be written is determined, and the data to be written comprise multi-logic page data and signal-logic page data; the determined logic page addresses, the physical page addresses and the number of pages are taken as a mapping entry and stored a record block mapping table in a relevance way. The invention also discloses a data storage device. A mapping entry is effectively prevented from being created for each page of storage data, a buffer memory space is saved, and the manufacturing cost of a Nand Flash storage device is thus saved.
Description
Technical field
The present invention relates to flash memory technology field, relate in particular to method and the device of data storage.
Background technology
NandFlash (flash memory), a kind of storage medium, formed by multiple physical blocks, each physical block comprises again multiple Physical Page, writing taking page as unit of data, the Physical Page of written data can not repeat to write, only data writing again just after the data that write are wiped, and it is to wipe taking piece as unit that data writing is wiped.In NandFlash memory storage, the physical block of writing full data is called as data block, and the physical block using is record block, and in order to improve performance, record block is provided with multiple conventionally.NandFlash memory storage comprises FTL (Flash Translation Layer, flash translation layer (FTL)) module, and this FTL module is used for carrying out the conversion between logical page address and physical page address, and drives hardware to transmit data.NandFlash memory storage also comprises SRAM (static RAM), for data cached, in the data of sram cache, comprises mapping table, i.e. the transformational relation of logical page address and physical page address.Mapping table is divided into again main mapping table and record block mapping table, wherein, main mapping table storage be the mapping relations in data block, main mapping table fragmented storage is to Flash.The storage of record block mapping table be the mapping relations of record block, be stored in record block, record block write full after, this is write full record block and transfers data block to, and record block mapping table is preserved as main mapping table.
In prior art, the process that NandFlash memory storage data write is: in the time receiving data and write instruction, first determine that these data write the logical page address of instruction, for Physical Page and the physical page address determined in a physical block of writing of described data, described data are write on definite Physical Page, and in record block mapping table, store the mapping relations of described data, store the logical page address of described data and the transformational relation of physical page address, the logical page address of storage and physical page address are called the mapping item of mapping relations.In NandFlash memory storage data write, need to be the mapping item of the corresponding distribution of each physical block and this physical block number of physical pages equal number, that is, every storage one page data just need to increase a mapping.In above-mentioned NandFlash memory storage data writing mode, write fashionable in the data that have a large amount of numbers of pages, need more record block mapping table to store the mapping relations of data to be written, the space of NandFlash memory storage buffer memory will significantly be taken like this, in order to improve the performance of NandFlash memory storage, more spatial cache need to be provided, can cause like this cost of manufacture of NandFlash memory storage to increase.
Foregoing only, for auxiliary understanding technical scheme of the present invention, does not represent and admits that foregoing is prior art.
Summary of the invention
Fundamental purpose of the present invention, for method and the device of data storage are provided, are intended to realize and save spatial cache, and then the cost of manufacture of saving NandFlash memory storage.
For achieving the above object, the invention provides a kind of method of data storage, the method comprising the steps of:
In the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data;
Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.
Preferably, the method also comprises step:
In the time detecting and receive data and write instruction, analyze and whether preserve the data continuous with described data to be written;
In the time preserving the data continuous with described data to be written, write instruction according to the data that receive and obtain the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
Preferably, described in the time preserving the data continuous with data to be written, write instruction according to the data that receive and obtain the number of pages of described data to be written, and comprise according to the step of the mapping item of the continuous data of the number of pages renewal obtaining and data to be written:
In the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block and whether have the physical page address continuous with the physical page address of obtaining;
In the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction according to the data that receive and obtain the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
Preferably, the method also comprises step:
In the time detecting and receive data and write instruction, write instruction and determine the logical page address of described data to be written according to the data that receive, and for each logical page address of described data to be written is determined corresponding physical page address, and analyze and whether preserve the data consistent with described mathematical logic page address to be written;
In the time preserving the data consistent with described mathematical logic page address to be written, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
Preferably, described in the time preserving the data consistent with described mathematical logic page address to be written, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and comprise according to the step that definite physical page address is upgraded the mapping item of finding out:
Whether in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
In the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded;
In the time that the data consistent with described mathematical logic page address to be written are discrete date, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
The present invention further provides a kind of device of data storage, this device comprises:
Processing module, for in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page addresses of described data to be written;
Relating module, for being stored in record block mapping table using definite logical page address, physical page address and number of pages as a mapping association.
Preferably, this device also comprises analysis module,
Described analysis module, in the time detecting and receive data and write instruction, analyzes and whether preserves the data continuous with described data to be written;
Described processing module, also in the time preserving the data continuous with described data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
Preferably, described processing module, also, in the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block by analysis module and whether have the physical page address continuous with the physical page address of obtaining;
In the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module according to the number of pages obtaining, upgrade the mapping item with the continuous data of data to be written.
Preferably, described processing module, also in the time detecting and receive data and write instruction, write instruction and determine the logical page address of described data to be written according to the data that receive, and determine corresponding physical page address for each logical page address of described data to be written;
Whether described analysis module, also preserve the data consistent with described mathematical logic page address to be written for analyzing;
Described relating module, also, in the time preserving the data consistent with described mathematical logic page address to be written, finds out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrades according to definite physical page address the mapping item of finding out.
Preferably, described analysis module, whether also in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
Described processing module, also in the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and upgrades the mapping item of the data after splitting by relating module;
Described relating module, also in the time that the data consistent with described mathematical logic page address to be written are discrete date, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
Prior art relatively, the present invention is in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data; Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.By the mapping relations of the data to be written for many logical page (LPAGE)s data are preserved with a mapping, effectively avoid, into mapping of every one page storage data creation, saving spatial cache, and then saving the cost of manufacture of NandFlash memory storage.
Brief description of the drawings
Fig. 1 is the schematic flow sheet of method first embodiment of data storage of the present invention;
Fig. 2 is the schematic flow sheet of method second embodiment of data storage of the present invention;
Fig. 3 is the refinement schematic flow sheet of step S14 in Fig. 2;
Fig. 4 is the schematic flow sheet of method the 3rd embodiment of data storage of the present invention;
Fig. 5 is the refinement schematic flow sheet of step S16 in Fig. 4;
Fig. 6 is the high-level schematic functional block diagram of device first embodiment of data storage of the present invention;
Fig. 7 is the high-level schematic functional block diagram of device second embodiment of data storage of the present invention.
Realization, functional characteristics and the advantage of the object of the invention, in connection with embodiment, are described further with reference to accompanying drawing.
Embodiment
Should be appreciated that specific embodiment described herein, only in order to explain the present invention, is not intended to limit the present invention.
As shown in Figure 1, be the schematic flow sheet of method first embodiment of data storage of the present invention.
It is emphasized that: process flow diagram shown in Fig. 1 is only a preferred embodiment, those skilled in the art is when knowing, any embodiment building around inventive concept should not depart from the scope containing in following technical scheme:
In the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page addresses of described data to be written; Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.
Below the concrete steps that the present embodiment is progressively realized data storage:
Step S11, in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data;
Step S12, is stored in definite logical page address, physical page address and number of pages in record block mapping table as a mapping association.
User, in the time that data are stored to memory device by needs, sends data and writes instruction, and these data write the information such as size and the number of pages of data to be written of the logical page address that instruction includes but not limited to data to be written, data to be written, data to be written.Described data to be written can comprise at least one page data, and the corresponding logical page address of each page data.The main body of carrying out the embodiment of the present invention can be NandFlash memory storage, can be also memory control apparatus, in the present embodiment, is preferably NandFlash memory storage (being memory device).
Memory device writes from the data that receive the relevant information of obtaining data to be written instruction,, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, wherein, definite logical page address can be the logical page address of first page data writing in described data, or the logical page address of last page data writing.Described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data, that is, many logical page (LPAGE)s data are multipage data, and single logical page (LPAGE) data are single page data.Described memory device is that described each logical page address of data to be written is determined corresponding physical page address, equally, definite physical page address can be the physical page address of first page data writing in described data, or the physical page address of last page data writing, and definite physical page address also comprises its attribute-bit,, comprise the mark of the Physical Page that belongs to which record block.In the time that described data to be written are single logical page (LPAGE) data, described memory device is that described mathematical logic page address to be written is determined corresponding physical page address.Described memory device is stored in definite logical page address, physical page address and number of pages in record block mapping table as a mapping association, by the logical page address of first page data writing in described data, physical page address and definite associated being stored in record block mapping table of number of pages, or using the logical page address of last page data writing in described data, physical page address with definite number of pages as mapping associated being stored in record block mapping table.In described memory device, the mapping Xiang Jun of each record block storage data is kept in a record block mapping table, writes when full in the record block of this mapping table, and unloading is main mapping table; Or, to write when full at record block data writing, this record block unloading is data block, and record block mapping table is preserved as main mapping table.
In the time detecting and receive data reading command, described memory device obtains the logical page address of data to be read according to the data reading command receiving, in the time that record block mapping table is found out the logical page address of the data to be read of obtaining, from record block mapping table, find out physical page address corresponding to described data to be read, described memory device drives hardware to read corresponding data at Physical Page corresponding to the physical page address of finding out, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication.
Below by a specific embodiment, the present invention will be described, reference table 1, data to be written comprise 4 page datas, the logical page address that every one page is corresponding is as shown in table 1, in the time that user needs these data to be written to store, send data to memory device and write instruction, described memory device is in the time receiving data that user sends and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and for each logical page address of described data to be written is determined corresponding physical page address, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data, as shown in table 1, these data to be written are many logical page (LPAGE)s data, and the logical page address of this data first page to be written is 0x00000001, number of pages is 4 pages, for the definite physical page address of the first page logical page address of these data to be written is 0x00001000, the logical page address of this data second page to be written is 0x00000002, for the definite physical page address of the second page logical page address of these data to be written is 0x00001001, by that analogy, the 3rd page of logical page address and the 4th page of physical page address that logical page address is corresponding of confirming these data to be written are respectively 0x00001002 and 0x00001003.Reference table 2, definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association, each logical page address and physical page address are clockwise journal as the mode of a mapping record,, logical page address in this mapping item and physical page address are the logical page address of first page data and the physical page address of first page data, from the logical page address 0x00000001 of first page data, Coutinuous store the positions that start to physical page address 0x00001001 of four page datas; If each logical page address and physical page address are counterclockwise journal as the mode of a mapping record, reference table 3, logical page address in this mapping item and physical page address are the logical page address of last page data and the physical page address of last page data,, from the logical page address 0x00000004 of last page data counterclockwise, Coutinuous store four page datas to position that the physical page address 0x00001003 of last page data finishes.Reference table 4, these data to be written are single logical page (LPAGE) data, this to be writtenly only has a page data.The logical page address of these data to be written is 0x00000008, number of pages is 1 page, for the definite physical page address of the logical page address of these data to be written is 0x00001009, reference table 5, is stored in definite logical page address, physical page address and number of pages in record block mapping table as a mapping association.
| Number of pages | Logical page address |
| First page | 0x00000001 |
| Second page | 0x00000002 |
| The 3rd page | 0x00000003 |
| The 4th page | 0x00000004 |
Table 1
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001000 | 4 |
Table 2
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000004 | 0x00001003 | 4 |
Table 3
| Number of pages | Logical page address |
| 1 | 0x00000008 |
Table 4
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000008 | 0x00001009 | 1 |
Table 5
In the time detecting and receive data reading command, described memory device is determined the logical page address of data to be read, reference table 2, if the logical page address of described data to be read is 0x00000001, its corresponding physical page address is 0x00001000, in Physical Page corresponding to this physical page address, read described data to be read, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication; If the logical page address of described data to be read is 0x00000002, its corresponding physical page address is 0x00001001, in Physical Page corresponding to this physical page address, read described data to be read, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication.
At the present embodiment in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data; Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.By the mapping relations of the data to be written for many logical page (LPAGE)s data are preserved with a mapping, effectively avoid, into mapping of every one page storage data creation, saving spatial cache, and then saving the cost of manufacture of NandFlash memory storage.
As shown in Figure 2, be the schematic flow sheet of method second embodiment of data storage of the present invention.
Based on above-mentioned the first embodiment, the method also comprises step:
Step S13, in the time detecting and receive data and write instruction, analyzes and whether preserves the data continuous with data to be written;
Step S14, in the time preserving the data continuous with data to be written, writes instruction according to the data that receive and obtains the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
Reference table 6, logical page address corresponding to data to be written is 0x00000005, single logical page (LPAGE) data, be a page data, reference table 2, for the mapping table of save data, and at this subsistence logic page address 0x00000004 in mapping table of save data, analysis obtains preserving the data continuous with described data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written, the mapping item reference table 7 after renewal.
| Number of pages | Logical page address |
| 1 | 0x00000005 |
Table 6
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001000 | 5 |
Table 7
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000005 | 0x00001004 | 5 |
Reference table 3, for preserving the mapping table of data, and preserve the mapping table subsistence logic page address 0x00000004 of data at this, analysis obtains preserving the data continuous with data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written, the mapping item reference table 8 after renewal.
For can be better, effectively described data to be written and save data are merged and are preserved, save the object of spatial cache, with reference to figure 3, described step S14 comprises: step S1401, in the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block and whether have the physical page address continuous with the physical page address of obtaining; Step S1402, in the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction according to the data that receive and obtain the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
At the present embodiment by the time preserving the data continuous with described data to be written, data to be written and the continuous data of described data to be written are preserved continuously, and by upgrading and the number of pages of the mapping item of the continuous data of described data to be written, by logical page address and the physical page address of data to be written, the logical page address of the data continuous with described data to be written and physical page address are as a mapping associated preservation, further save spatial cache, reduce the cost of manufacture of NandFlash memory storage.
As shown in Figure 4, be the schematic flow sheet of method the 3rd embodiment of data storage of the present invention.
Based on above-mentioned the first and second embodiment, the method also comprises step:
Step S15, in the time detecting and receive data and write instruction, write instruction and determine the logical page address of described data to be written according to the data that receive, and for each logical page address of described data to be written is determined corresponding physical page address, and analyze and whether preserve the data consistent with described mathematical logic page address to be written;
Step S16, in the time preserving the data consistent with described mathematical logic page address to be written, finds out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrades according to definite physical page address the mapping item of finding out.
Reference table 6, logical page address corresponding to data to be written is 0x00000005, definite physical page address is 0x00001007, reference table 9, the data that in save data, subsistence logic page address is 0x00000005.Upgrade the mapping item of finding out, the mapping item reference table 10 after renewal according to definite physical page address.
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001001 | 1 |
| 0x00000003 | 0x00001003 | 1 |
| 0x00000005 | 0x00001005 | 1 |
| 0x00000007 | 0x00001006 | 1 |
Table 9
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001001 | 1 |
| 0x00000003 | 0x00001003 | 1 |
| 0x00000005 | 0x00001007 | 1 |
| 0x00000007 | 0x00001006 | 1 |
Table 10
Further, for can be better, effectively continuous data is preserved, save better spatial cache, reduce the cost of manufacture of NandFlash memory storage, with reference to figure 5, described step S16 comprises:
Step S1601, whether in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
Step S1602, in the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and upgrades the mapping item of the data after splitting;
Step S1603, in the time that the data consistent with described mathematical logic page address to be written are discrete date, finds out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrades according to definite physical page address the mapping item of finding out.
Described memory device is in the time preserving the data consistent with described mathematical logic page address to be written, whether analyze the data consistent with described mathematical logic page address to be written is continuous data, in the time that the data consistent with described mathematical logic page address to be written are continuous data, described memory device writes instruction and determines the logical page address of described data to be written according to data, the logical page address of Analysis deterrmination is stem, centre or the afterbody that is inserted in the data consistent with described mathematical logic page address to be written.For example, reference table 6, logical page address corresponding to data to be written is 0x00000005, and definite physical page address is 0x00001007, and consecutive numbering of pages is 1 page.Reference table 11, for the mapping item of the data consistent with described mathematical logic page address to be written, mapping relations are stored as the clockwise sequential storage of logical page address, the logical page address that is continuous data is 0x00000005-0x00000008, corresponding logical page address is respectively 0x00001000-0x00001003, and the consecutive numbering of pages of storage data is 4 pages.The data consistent with described mathematical logic page address to be written are continuous data, and the data consistent with described mathematical logic page address to be written are in stem, described memory device is by the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded to the record block mapping reference table 12 after renewal.If the data consistent with described mathematical logic page address to be written are in centre, reference table 13, be 3 parts by the Data Division of storage,, logical page address is split as to 0x00000003-0x00000004,0x00000005 and 0x00000006, corresponding physical page address is split as 0x00001000-0x00001001,0x00001002 and 0x00001003, consecutive numbering of pages corresponds to 2,1 and 1.And the mapping item of the data after splitting is upgraded to the record block mapping reference table 14 after renewal.If the data consistent with described mathematical logic page address to be written are at afterbody, reference table 15, for the mapping item of the data consistent with described mathematical logic page address to be written, mapping item is stored as the clockwise sequential storage of logical page address, the logical page address that is continuous data is 0x00000001-0x00000005, corresponding logical page address is respectively 0x00001000-0x00001004, and the consecutive numbering of pages of storage data is 4 pages.By the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded the record block mapping reference table 16 after renewal.
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000005 | 0x00001000 | 4 |
Table 11
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000006 | 0x00001001 | 3 |
| 0x00000005 | 0x00001007 | 1 |
Table 12
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000003 | 0x00001000 | 4 |
Table 13
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000003 | 0x00001000 | 2 |
| 0x00000005 | 0x00001007 | 1 |
| 0x00000006 | 0x00000003 | 1 |
Table 14
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001000 | 5 |
Table 15
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000001 | 0x00001000 | 4 |
| 0x00000005 | 0x00001007 | 1 |
Table 16
Described memory device is in the time that the data consistent with described mathematical logic page address to be written are discrete date, for example, reference table 6, logical page address corresponding to data to be written is 0x00000005, definite physical page address is 0x00001007, and consecutive numbering of pages is 1 page.Reference table 17, for the mapping item of the data consistent with described mathematical logic page address to be written, logical page address is 0x00000005, corresponding logical page address is respectively 0x00001000, consecutive numbering of pages is 1 page, upgrade the mapping item of finding out, the mapping item reference table 18 after renewal according to definite physical page address.The logical term that described renewal is found out comprises the operations such as amendment, the increase of logical page (LPAGE) and/or the deletion of logical page (LPAGE) to logical term.
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000005 | 0x00001000 | 1 |
Table 17
| Logical page address | Physical page address | Consecutive numbering of pages |
| 0x00000005 | 0x00001007 | 1 |
Table 18
As shown in Figure 6, be the high-level schematic functional block diagram of device first embodiment of data storage of the present invention.This device comprises: processing module 10 and relating module 20.
Described processing module 10, for in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page addresses of described data to be written;
Described relating module 20, for being stored in record block mapping table using definite logical page address, physical page address and number of pages as a mapping association.
User, in the time that data are stored to memory device by needs, sends data and writes instruction, and these data write the information such as size and the number of pages of data to be written of the logical page address that instruction includes but not limited to data to be written, data to be written, data to be written.Described data to be written can comprise at least one page data, and the corresponding logical page address of each page data.
Described memory device writes from the data that receive the relevant information of obtaining data to be written instruction,, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, wherein, definite logical page address can be the logical page address of first page data writing in described data, or the logical page address of last page data writing.Described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data, that is, many logical page (LPAGE)s data are multipage data, and single logical page (LPAGE) data are single page data.Described memory device is that described each logical page address of data to be written is determined corresponding physical page address, equally, definite physical page address can be the physical page address of first page data writing in described data, or the physical page address of last page data writing, and definite physical page address also comprises its attribute-bit,, comprise the mark of the Physical Page that belongs to which record block.In the time that described data to be written are single logical page (LPAGE) data, described memory device is that described mathematical logic page address to be written is determined corresponding physical page address.Described memory device is stored in definite logical page address, physical page address and number of pages in record block mapping table as a mapping association, by the logical page address of first page data writing in described data, physical page address and definite associated being stored in record block mapping table of number of pages, or using the logical page address of last page data writing in described data, physical page address with definite number of pages as mapping associated being stored in record block mapping table.In described memory device, the mapping Xiang Jun of each record block storage data is kept in a record block mapping table, writes when full in the record block of this mapping table, and unloading is main mapping table; Or, to write when full at record block data writing, this record block unloading is data block, and record block mapping table is preserved as main mapping table.
In the time detecting and receive data reading command, described memory device obtains the logical page address of data to be read according to the data reading command receiving, in the time that record block mapping table is found out the logical page address of the data to be read of obtaining, from record block mapping table, find out physical page address corresponding to described data to be read, described memory device drives hardware to read corresponding data at Physical Page corresponding to the physical page address of finding out, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication.
Below by a specific embodiment, the present invention will be described, reference table 1, data to be written comprise 4 page datas, the logical page address that every one page is corresponding is as shown in table 1, in the time that user needs these data to be written to store, send data to memory device and write instruction, described memory device is in the time receiving data that user sends and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and for each logical page address of described data to be written is determined corresponding physical page address, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data, as shown in table 1, these data to be written are many logical page (LPAGE)s data, and the logical page address of this data first page to be written is 0x00000001, number of pages is 4 pages, for the definite physical page address of the first page logical page address of these data to be written is 0x00001000, the logical page address of this data second page to be written is 0x00000002, for the definite physical page address of the second page logical page address of these data to be written is 0x00001001, by that analogy, the 3rd page of logical page address and the 4th page of physical page address that logical page address is corresponding of confirming these data to be written are respectively 0x00001002 and 0x00001003.Reference table 2, definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association, each logical page address and physical page address are clockwise journal as the mode of a mapping record,, logical page address in this mapping item and physical page address are the logical page address of first page data and the physical page address of first page data, from the logical page address 0x00000001 of first page data, Coutinuous store the positions that start to physical page address 0x00001001 of four page datas; If each logical page address and physical page address are counterclockwise journal as the mode of a mapping record, reference table 3, logical page address in this mapping item and physical page address are the logical page address of last page data and the physical page address of last page data,, from the logical page address 0x00000004 of last page data counterclockwise, Coutinuous store four page datas to position that the physical page address 0x00001003 of last page data finishes.Reference table 4, these data to be written are single logical page (LPAGE) data, this to be writtenly only has a page data.The logical page address of these data to be written is 0x00000008, number of pages is 1 page, for the definite physical page address of the logical page address of these data to be written is 0x00001009, reference table 5, is stored in definite logical page address, physical page address and number of pages in record block mapping table as a mapping association.
In the time detecting and receive data reading command, described memory device is determined the logical page address of data to be read, reference table 2, if the logical page address of described data to be read is 0x00000001, its corresponding physical page address is 0x00001000, in Physical Page corresponding to this physical page address, read described data to be read, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication; If the logical page address of described data to be read is 0x00000002, its corresponding physical page address is 0x00001001, in Physical Page corresponding to this physical page address, read described data to be read, and the destination that sends to data reading command to point to the data that read, or show on the display device being connected with described memory device communication.
At the present embodiment in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data; Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.By the mapping relations of the data to be written for many logical page (LPAGE)s data are preserved with a mapping, effectively avoid, into mapping of every one page storage data creation, saving spatial cache, and then saving the cost of manufacture of NandFlash memory storage.
As shown in Figure 7, be the high-level schematic functional block diagram of device second embodiment of data storage of the present invention.This device also comprises: analysis module 30.
Described analysis module 30, in the time detecting and receive data and write instruction, analyzes and whether preserves the data continuous with data to be written;
Described processing module 10, also in the time preserving the data continuous with data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module 20 according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written;
Reference table 6, logical page address corresponding to data to be written is 0x00000005, single logical page (LPAGE) data, be a page data, reference table 2, for the mapping table of save data, and at this mapping table subsistence logic page address 0x00000004 of save data, analysis obtains preserving the data continuous with described data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written, the mapping item reference table 7 after renewal.
Reference table 3, for preserving the mapping table of data, and preserve the mapping table subsistence logic page address 0x00000004 of data at this, analysis obtains preserving the data continuous with data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written, the mapping item reference table 8 after renewal.
For can be better, effectively described data to be written and save data are merged and are preserved, save the object of spatial cache.
Described processing module 10, also in the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block by analysis module 30 and whether have the physical page address continuous with the physical page address of obtaining;
In the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module 20 according to the number of pages obtaining, upgrade the mapping item with the continuous data of data to be written.
At the present embodiment by the time preserving the data continuous with described data to be written, data to be written and the continuous data of described data to be written are preserved continuously, and by upgrading and the number of pages of the mapping item of the continuous data of described data to be written, by logical page address and the physical page address of data to be written, the logical page address of the data continuous with described data to be written and physical page address are as a mapping associated preservation, further save spatial cache, reduce the cost of manufacture of NandFlash memory storage.
Further, described processing module 10, also in the time detecting and receive data and write instruction, write instruction and determine the logical page address of described data to be written according to the data that receive, and for each logical page address of described data to be written is determined corresponding physical page address, and analyze whether preserve the data consistent with described mathematical logic page address to be written by analysis module 30;
Described relating module 20, also, in the time preserving the data consistent with described mathematical logic page address to be written, finds out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrades according to definite physical page address the mapping item of finding out.
Reference table 6, logical page address corresponding to data to be written is 0x00000005, definite physical page address is 0x00001007, reference table 9, the data that in save data, subsistence logic page address is 0x00000005.Upgrade the mapping item of finding out, the mapping item reference table 10 after renewal according to definite physical page address.
Further, for can be better, effectively continuous data is preserved, save better spatial cache, reduce the cost of manufacture of NandFlash memory storage.
Described analysis module 30, whether also in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
Described processing module 10, also in the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and by relating module 20, the mapping item of the data after splitting is upgraded;
Described relating module 20, also in the time that the data consistent with described mathematical logic page address to be written are discrete date, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
Described memory device is in the time preserving the data consistent with described mathematical logic page address to be written, whether analyze the data consistent with described mathematical logic page address to be written is continuous data, in the time that the data consistent with described mathematical logic page address to be written are continuous data, described memory device writes instruction and determines the logical page address of described data to be written according to data, the logical page address of Analysis deterrmination is stem, centre or the afterbody that is inserted in the data consistent with described mathematical logic page address to be written.For example, reference table 6, logical page address corresponding to data to be written is 0x00000005, and definite physical page address is 0x00001007, and consecutive numbering of pages is 1 page.Reference table 11, for the mapping item of the data consistent with described mathematical logic page address to be written, mapping relations are stored as the clockwise sequential storage of logical page address, the logical page address that is continuous data is 0x00000005-0x00000008, corresponding logical page address is respectively 0x00001000-0x00001003, and the consecutive numbering of pages of storage data is 4 pages.The data consistent with described mathematical logic page address to be written are continuous data, and the data consistent with described mathematical logic page address to be written are in stem, by the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded to the record block mapping reference table 12 after renewal.If the data consistent with described mathematical logic page address to be written are in centre, reference table 13, be 3 parts by the Data Division of storage,, logical page address is split as to 0x00000003-0x00000004,0x00000005 and 0x00000006, corresponding physical page address is split as 0x00001000-0x00001001,0x00001002 and 0x00001003, consecutive numbering of pages corresponds to 2,1 and 1.And the mapping item of the data after splitting is upgraded to the record block mapping reference table 14 after renewal.If the data consistent with described mathematical logic page address to be written are at afterbody, reference table 15, for the mapping item of the data consistent with described mathematical logic page address to be written, mapping item is stored as the clockwise sequential storage of logical page address, the logical page address that is continuous data is 0x00000001-0x00000005, corresponding logical page address is respectively 0x00001000-0x00001004, and the consecutive numbering of pages of storage data is 4 pages.By the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded the record block mapping reference table 16 after renewal.
Described memory device is in the time that the data consistent with described mathematical logic page address to be written are discrete date, for example, reference table 6, logical page address corresponding to data to be written is 0x00000005, definite physical page address is 0x00001007, and consecutive numbering of pages is 1 page.Reference table 17, for the mapping item of the data consistent with described mathematical logic page address to be written, logical page address is 0x00000005, corresponding logical page address is respectively 0x00001000, consecutive numbering of pages is 1 page, upgrade the mapping item of finding out, the mapping item reference table 18 after renewal according to definite physical page address.The logical term that described renewal is found out comprises the operations such as amendment, the increase of logical page (LPAGE) and/or the deletion of logical page (LPAGE) to logical term.
The invention described above embodiment sequence number, just to describing, does not represent the quality of embodiment.Through the above description of the embodiments, those skilled in the art can be well understood to the mode that above-described embodiment method can add essential general hardware platform by software and realize, can certainly pass through hardware, but in a lot of situation, the former is better embodiment.Based on such understanding, the part that technical scheme of the present invention contributes to prior art in essence in other words can embody with the form of software product, this computer software product is stored in a storage medium (as internal memory/flash memory, magnetic disc, CD), comprise that some instructions (can be mobile phones in order to make a station terminal equipment, computing machine, server, or the network equipment etc.) carry out the method described in each embodiment of the present invention.
The foregoing is only the preferred embodiments of the present invention; not thereby limit the scope of the claims of the present invention; every equivalent structure or conversion of equivalent flow process that utilizes instructions of the present invention and accompanying drawing content to do; or be directly or indirectly used in other relevant technical fields, be all in like manner included in scope of patent protection of the present invention.
Claims (10)
1. a method for data storage, is characterized in that, the method comprising the steps of:
In the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page address of described data to be written, described data to be written comprise many logical page (LPAGE)s data and single logical page (LPAGE) data;
Definite logical page address, physical page address and number of pages are stored in record block mapping table as a mapping association.
2. the method for data storage as claimed in claim 1, is characterized in that, the method also comprises step:
In the time detecting and receive data and write instruction, analyze and whether preserve the data continuous with described data to be written;
In the time preserving the data continuous with described data to be written, write instruction according to the data that receive and obtain the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
3. the method for data storage as claimed in claim 2, it is characterized in that, described in the time preserving the data continuous with data to be written, write instruction according to the data that receive and obtain the number of pages of described data to be written, and comprise according to the step of the mapping item of the continuous data of the number of pages renewal obtaining and data to be written:
In the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block and whether have the physical page address continuous with the physical page address of obtaining;
In the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction according to the data that receive and obtain the number of pages of described data to be written, and according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
4. the method for data storage as claimed in claim 1 or 2, is characterized in that, the method also comprises step:
In the time detecting and receive data and write instruction, write instruction and determine the logical page address of described data to be written according to the data that receive, and for each logical page address of described data to be written is determined corresponding physical page address, and analyze and whether preserve the data consistent with described mathematical logic page address to be written;
In the time preserving the data consistent with described mathematical logic page address to be written, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
5. the method for data storage as claimed in claim 4, it is characterized in that, described in the time preserving the data consistent with described mathematical logic page address to be written, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and comprise according to the step that definite physical page address is upgraded the mapping item of finding out:
Whether in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
In the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and the mapping item of the data after splitting is upgraded;
In the time that the data consistent with described mathematical logic page address to be written are discrete date, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
6. a device for data storage, is characterized in that, this device comprises:
Processing module, for in the time detecting and receive data and write instruction, write instruction according to the data that receive and determine the logical page address of described data to be written and the number of pages of described data to be written, and determine corresponding physical page address for each logical page addresses of described data to be written;
Relating module, for being stored in record block mapping table using definite logical page address, physical page address and number of pages as a mapping association.
7. the device of data storage as claimed in claim 6, is characterized in that, this device also comprises analysis module,
Described analysis module, in the time detecting and receive data and write instruction, analyzes and whether preserves the data continuous with described data to be written;
Described processing module, also in the time preserving the data continuous with described data to be written, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module according to the number of pages obtaining, upgrade the mapping item of the data continuous with data to be written.
8. the device of data storage as claimed in claim 7, is characterized in that,
Described processing module, also in the time preserving the data continuous with data to be written, obtain the physical page address of the data continuous with data to be written, and analyze described record block by analysis module and whether have the physical page address continuous with the physical page address of obtaining;
In the time that described record block has the physical page address continuous with the physical page address of obtaining, write instruction and obtain the number of pages of described data to be written according to the data that receive, and by relating module according to the number of pages obtaining, upgrade the mapping item with the continuous data of data to be written.
9. the device of the data storage as described in claim 6 or 7, is characterized in that,
Described processing module, also in the time detecting and receive data and write instruction, writes instruction and determines the logical page address of described data to be written according to the data that receive, and determines corresponding physical page address for each logical page address of described data to be written;
Whether described analysis module, also preserve the data consistent with described mathematical logic page address to be written for analyzing;
Described relating module, also, in the time preserving the data consistent with described mathematical logic page address to be written, finds out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrades according to definite physical page address the mapping item of finding out.
10. the device of data storage as claimed in claim 9, is characterized in that,
Described analysis module, whether also in the time preserving the data consistent with described mathematical logic page address to be written, analyzing the data consistent with described mathematical logic page address to be written is continuous data;
Described processing module, also in the time that the data consistent with described mathematical logic page address to be written are continuous data, by the Data Division consistent with described mathematical logic page address to be written, and upgrades the mapping item of the data after splitting by relating module;
Described relating module, also in the time that the data consistent with described mathematical logic page address to be written are discrete date, find out the data correspondence mappings item consistent with described mathematical logic page address to be written, and upgrade according to definite physical page address the mapping item of finding out.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410163176.9A CN103955432B (en) | 2014-04-22 | 2014-04-22 | The method and device of data storage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410163176.9A CN103955432B (en) | 2014-04-22 | 2014-04-22 | The method and device of data storage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103955432A true CN103955432A (en) | 2014-07-30 |
| CN103955432B CN103955432B (en) | 2017-09-19 |
Family
ID=51332707
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410163176.9A Active CN103955432B (en) | 2014-04-22 | 2014-04-22 | The method and device of data storage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103955432B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105893272A (en) * | 2016-03-23 | 2016-08-24 | 联想(北京)有限公司 | Data processing method, processing equipment and storage system |
| CN106708424A (en) * | 2015-11-13 | 2017-05-24 | 三星电子株式会社 | Apparatus and method for performing selective underlying exposure mapping on user data |
| WO2018166258A1 (en) * | 2017-03-17 | 2018-09-20 | 深圳市江波龙电子有限公司 | Data processing method and apparatus for nand flash, and nand flash |
| CN110427285A (en) * | 2019-08-06 | 2019-11-08 | 北京中电华大电子设计有限责任公司 | A kind of high performance smart card mirror image guard method and data structure |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6990535B1 (en) * | 2001-02-26 | 2006-01-24 | 3Com Corporation | Device and method for multi-ported, single bus-mastering data buffer management |
| CN101714065A (en) * | 2009-11-24 | 2010-05-26 | 西安奇维测控科技有限公司 | Method for managing mapping information of flash controller |
| CN103425600A (en) * | 2013-08-23 | 2013-12-04 | 中国人民解放军国防科学技术大学 | Address mapping method for flash translation layer of solid state drive |
| CN103544110A (en) * | 2013-10-08 | 2014-01-29 | 华中科技大学 | Block-level continuous data protection method based on solid-state disc |
-
2014
- 2014-04-22 CN CN201410163176.9A patent/CN103955432B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6990535B1 (en) * | 2001-02-26 | 2006-01-24 | 3Com Corporation | Device and method for multi-ported, single bus-mastering data buffer management |
| CN101714065A (en) * | 2009-11-24 | 2010-05-26 | 西安奇维测控科技有限公司 | Method for managing mapping information of flash controller |
| CN103425600A (en) * | 2013-08-23 | 2013-12-04 | 中国人民解放军国防科学技术大学 | Address mapping method for flash translation layer of solid state drive |
| CN103544110A (en) * | 2013-10-08 | 2014-01-29 | 华中科技大学 | Block-level continuous data protection method based on solid-state disc |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106708424A (en) * | 2015-11-13 | 2017-05-24 | 三星电子株式会社 | Apparatus and method for performing selective underlying exposure mapping on user data |
| CN105893272A (en) * | 2016-03-23 | 2016-08-24 | 联想(北京)有限公司 | Data processing method, processing equipment and storage system |
| CN105893272B (en) * | 2016-03-23 | 2019-03-15 | 北京联想核芯科技有限公司 | A kind of data processing method, processing equipment and storage system |
| WO2018166258A1 (en) * | 2017-03-17 | 2018-09-20 | 深圳市江波龙电子有限公司 | Data processing method and apparatus for nand flash, and nand flash |
| CN110427285A (en) * | 2019-08-06 | 2019-11-08 | 北京中电华大电子设计有限责任公司 | A kind of high performance smart card mirror image guard method and data structure |
| CN110427285B (en) * | 2019-08-06 | 2023-05-09 | 北京中电华大电子设计有限责任公司 | High-performance smart card mirror image protection method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103955432B (en) | 2017-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI650644B (en) | Method for managing flash memory module and related flash memory controller and electronic device | |
| CN109426619B (en) | Method for accessing flash memory module, related flash memory controller and electronic device | |
| TWI692690B (en) | Method for accessing flash memory module and associated flash memory controller and electronic device | |
| CN102662690B (en) | Method and apparatus for starting application program | |
| CN103440206B (en) | A kind of solid state hard disc and mixed-use developments method thereof | |
| US10877898B2 (en) | Method and system for enhancing flash translation layer mapping flexibility for performance and lifespan improvements | |
| US20120317377A1 (en) | Dual flash translation layer | |
| CN102971698B (en) | Snapshot data-processing method and system, storage system and snapshot agency | |
| US10152274B2 (en) | Method and apparatus for reading/writing data from/into flash memory, and user equipment | |
| CN104238962A (en) | Method and device for writing data into cache | |
| US10552335B2 (en) | Method and electronic device for a mapping table in a solid-state memory | |
| CN109697170B (en) | Method for accessing flash memory module, related flash memory controller and electronic device | |
| US8751756B2 (en) | Method and apparatus for writing data in memory system | |
| CN103955432A (en) | Data storage method and device | |
| CN110069218A (en) | Cold and hot data separation method, device, computer equipment and storage medium | |
| US11074012B2 (en) | Storage device, information processing system, and non-transitory computer-readable storage medium for storing program | |
| CN112052193B (en) | Garbage recycling method and device, readable storage medium and electronic equipment | |
| CN102650972A (en) | Data storage method, device and system | |
| US20230142948A1 (en) | Techniques for managing context information for a storage device | |
| CN104408126A (en) | Persistent writing method, device and system of database | |
| US20230409235A1 (en) | File system improvements for zoned storage device operations | |
| WO2015118623A1 (en) | Information processing device | |
| CN109002265B (en) | Data processing method and related device | |
| CN114138176A (en) | Nor Flash erasing and upgrading method and device, computer equipment and storage medium | |
| CN113778911A (en) | L2P data caching method and device, readable storage medium and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190620 Address after: 230000 Room 401, Block C, J1 Building, Phase II, Innovation Industrial Park, 2800 Innovation Avenue, Hefei High-tech Zone, Anhui Province Patentee after: Hefei Zhicun Microelectronics Co., Ltd. Address before: Units 05-2 and 06-08, Changhong Science and Technology Building, 18 Science and Technology South 12 Road, Nanshan District, Shenzhen City, Guangdong Province, 518057 Patentee before: Shenzhen SiliconGo Semiconductor Co., Ltd. |
|
| TR01 | Transfer of patent right |