CN103532563A - Signal-decoding method - Google Patents
Signal-decoding method Download PDFInfo
- Publication number
- CN103532563A CN103532563A CN201210232734.3A CN201210232734A CN103532563A CN 103532563 A CN103532563 A CN 103532563A CN 201210232734 A CN201210232734 A CN 201210232734A CN 103532563 A CN103532563 A CN 103532563A
- Authority
- CN
- China
- Prior art keywords
- data
- signal
- data values
- decoding method
- decipher
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
Disclosed is a signal decoding method which is used for decoding acquired signals of an object to be tested when the signals of the object to be tested are acquired by a logic analyzer. The signal decoding method includes the following steps: firstly loading a decoding method corresponding to a communication protocol of the object to be tested and obtaining a plurality of signal packets of the object to be tested and then decoding the acquired signal packets through the selected decoding method; when data values of more than two data types are decoded at the same time segment, then first decoding data values of one data type and re-decoding the acquired signal packets through the selected decoding method so as to acquire data values of the other data type and then displaying the decoded data values of different data types on a display device simultaneously.
Description
Technical field
The present invention is relevant with Digital Signal Processing, in more detail refers to a kind of signal decoding method.
Background technology
Progress along with numeral science and technology, as electronic chip, the picture processing chip of LCD screen (LCD), complementary matal-oxide semiconductor (Complementary Metal-Oxide Semiconductor, CMOS) and charge coupled cell (Charge Coupled Device, CCD) etc. use the electronic installation of digital data transmission data day by day universal.
When research staff is when research and development have above-mentioned electronic installation; conventionally the digital signal that can utilize logic analyzer to come acquisition electronics to export; and for research staff, analyze above-mentioned captured digital signal by the mode showing on a display device, whether normal to judge the design of above-mentioned electronic product.
Technology at existing logic analyzer decipher signal, all mainly to translate a data type with the special solution of a signal, and may have two or more data types toward omit the same time toward Hasty, refer to Fig. 1, when digital signal P2 solution in same time section that logic analyzer captures translates the data values R2 of two or more data types (as the Response in figure and Data), during D2, in prior art, the wherein data values R2 of a kind of data type (Response in figure) of only can take is main decoder object, and then demonstration be take R2 as main data type complete information numerical value, and the data values D2 of another kind of data type (Data in figure), after the decipher of R2 data showing, just can go the remaining part of display data numerical value D2, cause data values D2 to be covered by the data values R1 of master file type, and cannot learn its detailed content.
Be with, when research staff wishes to get while knowing capped data values, must set that to take originally capped data type be main decoder object, and the digital signal P2 from the beginning this logic analyzer being captured decipher once (as Fig. 2) again, just can obtain wishing to get the data values D2 knowing.
Yet, along with science and technology is more and more progressive, the numeral money amount that above-mentioned electronic installation transmits is more and more huger, and then to make logic analyzer capture the digital signal amount that must analyze also more and more huger at every turn, and above-mentioned existing data coding/decoding method not only process is time-consuming, and can strengthen research staff's live load, and then make comparison and the operation effectiveness of analyzing unclear.
Summary of the invention
In view of this, main purpose of the present invention is to provide a kind of signal decoding method can decipher and show the data values of multiple data type, and then the efficiency when promoting research staff's comparison and analyzing.
Edge to be to reach above-mentioned purpose, and signal decoding method provided by the present invention is when being used to a logic analyzer and capturing the signal of a determinand, the signal of this determinand that decipher captures; This signal decoding method comprises the following step:
A. load the decoding means to communications protocol that should determinand;
B. capture the signal package of a plurality of these determinands;
C. the signal package being captured with the selected decoding means of steps A decipher step B;
D. when step C is when in same time section, solution translates the data values of two or more data with different types, first decipher obtains the wherein data values of a data type;
E. the signal package being captured with the selected decoding means of steps A decipher step again B, to obtain the data values of another data type;
F. show that the data values of the data with different type that all solutions translate is on a display device simultaneously.
According to above-mentioned design, be to be dependent on the order that step C solution translates, sequentially in step D and step e, decipher obtains the data values of data with different type.
According to above-mentioned design, when step C solution translates the data values of more than three kinds data with different type, in step e, obtain after the data values of another data type, repeated execution of steps E, until decipher obtains the data values of all data types.
According to above-mentioned design, in step F, be with different display modes, to show the data values of data with different type.
According to above-mentioned design, described different display modes refer to the data values that shows data with different type with different colours.
According to above-mentioned design, in step F, also show the waveform of the signal package that step B captures simultaneously.
Thus, by above-mentioned decipher and show the design of the data values of multiple data type, not only decipher process is in detail quick, and the efficiency can significantly promote research staff's comparison simultaneously and analyze time.
Accompanying drawing explanation
For being illustrated more clearly in the present invention, below enumerate preferred embodiment and coordinate accompanying drawing to be described in detail as follows, wherein:
Fig. 1 and Fig. 2 are the demonstration figure after existing signal decoding method decipher;
Fig. 3 is the flow chart of signal decoding method of the present invention;
Fig. 4 to Fig. 6 discloses the decoding process of signal decoding method of the present invention.
Embodiment
Shadow signal decoding method provided by the present invention is when being used to a logic analyzer and capturing the signal of a determinand, and decipher also shows the signal of this determinand capturing; Refer to Fig. 3 to Fig. 6, this signal decoding method comprises the following step:
A. load the decoding means to communications protocol that should determinand.In general, this communications protocol is dynamic link data bank (the Dynamic Link Library depositing in computer should signal of video signal generation device, DLL) in, and this dynamic link data bank is to adopt static linkage (statically linked) to the dynamic link data bank of the other storehouse of microsoft foundation class (Microsoft Foundation Classes, MFC).Thus, just can obtain by loading corresponding dynamic link data bank the decoding means of its communications protocol.
B. capture the signal package P1 of a plurality of these determinands.
C. the signal package P1 being captured with the selected decoding means of steps A decipher step B.
D. when step C is when in same time section, solution translates the data values of two or more data with different types, first decipher obtains the wherein data values of a data type.For example, when step C solution translates signal package P1 that step B captures have the data values of Response data type and Data data type in same time section, first decipher obtains the data values R1 (as Fig. 4) of Response data type.
E. the signal package P1 being captured with the selected decoding means of steps A decipher step again B, to obtain the data values of another data type.In the present embodiment, this step is the data values D1 (as Fig. 5) that decipher obtains Data data type.
F. the waveform of the signal package P1 that step display B captures, and the data values that simultaneously shows the data with different type that all solutions translate is on a display device, and with different display modes, show the data values of data with different types.Refer to Fig. 6, in the present embodiment, it is the figure with the data values R1 of white displays Response data type, and with grey, show the figure of the data values D1 of Data data type, therefore,, by the enforcement of the method, can allow logic analyzer show the data values of multiple data type simultaneously, avoid because traditional logic analyzer only can show single data type, and cause the puzzlement in use.
In addition, above explanation is that to take the data values of two kinds of data types of decipher be example, when step C solution translates the data values of more than three kinds data with different type, can come decipher to obtain the data values of all data types by repeated execution of steps E.
Moreover above-mentioned coding/decoding method, is the order translating by being dependent on step C solution, sequentially in step D and step e, decipher obtains the data values of data with different type.And by the sequencing being translated by solution, directly as the order of decipher, not only can avoid signal decipher to produce the situation of entanglement, more can significantly promote the speed of decipher.
Thus, by above-mentioned signal decoding mode, research staff needn't manually repeat multiple signal decipher, can decipher and show the data values of multiple data type, efficiency in the time of not only can promoting comparison and analyze, also can significantly reduce research staff's live load.
The foregoing is only the better possible embodiments of the present invention, the equivalent method that every application specification of the present invention and claim are done changes, and ought to be included within the scope of claim of the present invention.
Claims (6)
1. a signal decoding method, when being used to a logic analyzer and capturing the signal of a determinand, the signal of this determinand that decipher captures; This signal decoding method comprises the following step:
A. load the decoding means to communications protocol that should determinand;
B. capture the signal package of a plurality of these determinands;
C. the signal package being captured with the selected decoding means of steps A decipher step B;
D. when step C is when in same time section, solution translates the data values of two or more data with different types, first decipher obtains the wherein data values of a data type;
E. the signal package being captured with the selected decoding means of steps A decipher step again B, to obtain the data values of another data type; And
F. show that the data values of the data with different type that all solutions translate is on a display device simultaneously.
2. signal decoding method as claimed in claim 1, wherein, is to be dependent on the order that step C solution translates, and sequentially in step D and step e, decipher obtains the data values of data with different type.
3. signal decoding method as claimed in claim 1, wherein, when step C solution translates the data values of more than three kinds data with different type, in step e, obtain after the data values of another data type, repeated execution of steps E, until decipher obtains the data values of all data types.
4. signal decoding method as claimed in claim 1, wherein, in step F, is with different display modes, to show the data values of data with different type.
5. signal decoding method as claimed in claim 4, wherein, described different display modes refer to the data values that shows data with different type with different colours.
6. signal decoding method as claimed in claim 1 wherein, in step F, also shows the waveform of the signal package that step B captures simultaneously.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210232734.3A CN103532563B (en) | 2012-07-06 | 2012-07-06 | Signal decoding method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210232734.3A CN103532563B (en) | 2012-07-06 | 2012-07-06 | Signal decoding method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103532563A true CN103532563A (en) | 2014-01-22 |
| CN103532563B CN103532563B (en) | 2016-09-14 |
Family
ID=49934299
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210232734.3A Expired - Fee Related CN103532563B (en) | 2012-07-06 | 2012-07-06 | Signal decoding method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103532563B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6205430B1 (en) * | 1996-10-24 | 2001-03-20 | Stmicroelectronics Asia Pacific Pte Limited | Audio decoder with an adaptive frequency domain downmixer |
| US20070101282A1 (en) * | 1999-03-24 | 2007-05-03 | Microsoft Corporation | Method and Structure for Implementing Layered Object Windows |
| US20100195512A1 (en) * | 2009-02-02 | 2010-08-05 | Harvey Timothy J | Systems and methods for presenting electronic communication packets using a logic analyzer |
| WO2011143599A1 (en) * | 2010-05-13 | 2011-11-17 | Qualcomm Incorporated | Frame packing for asymmetric stereo video |
| CN102325129A (en) * | 2011-07-14 | 2012-01-18 | 广州致远电子有限公司 | Self-defined protocol decoding technique for measurement and analysis instrument |
-
2012
- 2012-07-06 CN CN201210232734.3A patent/CN103532563B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6205430B1 (en) * | 1996-10-24 | 2001-03-20 | Stmicroelectronics Asia Pacific Pte Limited | Audio decoder with an adaptive frequency domain downmixer |
| US20070101282A1 (en) * | 1999-03-24 | 2007-05-03 | Microsoft Corporation | Method and Structure for Implementing Layered Object Windows |
| US20100195512A1 (en) * | 2009-02-02 | 2010-08-05 | Harvey Timothy J | Systems and methods for presenting electronic communication packets using a logic analyzer |
| WO2011143599A1 (en) * | 2010-05-13 | 2011-11-17 | Qualcomm Incorporated | Frame packing for asymmetric stereo video |
| CN102325129A (en) * | 2011-07-14 | 2012-01-18 | 广州致远电子有限公司 | Self-defined protocol decoding technique for measurement and analysis instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103532563B (en) | 2016-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101778307B (en) | Device for testing functions of set top box | |
| CN102981793A (en) | Screen synchronization method and device | |
| CN104469349B (en) | A kind of method detecting the MIPI vision signal that video source produces | |
| CN109068132B (en) | VBO display interface test method, device, equipment and storage medium | |
| CN109714621A (en) | A kind of multichannel dynamic video analogy method and its processing system that timing is configurable | |
| CN103595862A (en) | Test system of MIPI DSI controller | |
| CN105404788A (en) | Distributed medical diagnosis system | |
| CN105138399A (en) | Cross-platform mobile Web application runtime engine | |
| CN102103537A (en) | Method and device for finding compatibility problem among safety software | |
| CN108255749A (en) | System and method is realized in a kind of UVC Camera drivings based on V4L2 frames | |
| CN105954557B (en) | A kind of oscillograph and method improving waveform capture rate | |
| CN204807860U (en) | Liquid crystal display panel's testing arrangement | |
| CN207910927U (en) | A kind of information collection bridge-set and imaging sensor quality automatic checkout equipment | |
| CN202261654U (en) | FPGA (Field Programmable Gate Array) video image storing and processing device | |
| CN103532563A (en) | Signal-decoding method | |
| JP5119520B2 (en) | Media capture system, method and computer program product for evaluating processing capability using cascaded memory | |
| CN108881829B (en) | Video transmission method and system | |
| CN104581147B (en) | HDMI and MIPI functions mutually testing method and device | |
| CN202424939U (en) | Complementary metal oxide semiconductor (CMOS) image sensor debugger | |
| CN105956173A (en) | Page content acquisition method and apparatus | |
| CN113419932B (en) | Equipment performance analysis method and device | |
| CN101799503B (en) | Method for uniformly testing DDC, HDCP and full screen picture on display | |
| CN104869350A (en) | Multi-channel Sharing Apparatus And Multi-channel Sharing Method | |
| CN103139594A (en) | Generating method of multi-format video testing signal | |
| CN114245108B (en) | DisplayPort test system supporting custom extension |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160914 Termination date: 20210706 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |