CN103094117B - Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS) - Google Patents

Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS) Download PDF

Info

Publication number
CN103094117B
CN103094117B CN201110340498.2A CN201110340498A CN103094117B CN 103094117 B CN103094117 B CN 103094117B CN 201110340498 A CN201110340498 A CN 201110340498A CN 103094117 B CN103094117 B CN 103094117B
Authority
CN
China
Prior art keywords
oxide layer
groove
epitaxial loayer
mos
silicon dioxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201110340498.2A
Other languages
Chinese (zh)
Other versions
CN103094117A (en
Inventor
金勤海
沈浩峰
袁秉荣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201110340498.2A priority Critical patent/CN103094117B/en
Publication of CN103094117A publication Critical patent/CN103094117A/en
Application granted granted Critical
Publication of CN103094117B publication Critical patent/CN103094117B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention discloses a technique method of manufacturing a bottom thick grate oxide layer groove metal oxide semiconductor (MOS). The technique method of manufacturing the bottom thick grate oxide layer groove MOS comprises the following steps. The first step is that an epitaxial layer grows on a heavily-doped silicon substrate, and a first lightly-doped epitaxial layer is formed; the second step is that silicon dioxide grows on the first lightly-doped epitaxial layer; the third step is that a photoresist pattern is formed; the fourth step that the silicon dioxide which is unblocked by photoresist is etched cleanly, so that the first lightly-doped epitaxial layer except the photoresist is exposed, and then the photoresist is eliminated; the fifth step is that a second epitaxial layer grows selectively; the sixth step is the silicon dioxide is etched backward to required thickness through wet process or dry process etching technology, and a groove and a thick grate oxide layer at the bottom of the groove are formed. According to the technique method of manufacturing the bottom thick grate oxide layer groove MOS, selectively epitaxial growth is adopted to form the groove, the oxide layer inside the groove is etched backward to the required thickness so as to serve as the thick grate oxide layer at the bottom of the groove. According to the technique method of manufacturing the bottom thick grate oxide layer groove MOS, the structure of the bottom thick grate oxide layer groove MOS is enabled to be easily formed and controlled.

Description

Make the process of bottom thick grating oxide layer groove MOS
Technical field
The present invention relates to a kind of manufacture method of semiconductor device, be specifically related to a kind of process making bottom thick grating oxide layer groove MOS.
Background technology
Bottom thick grating oxide layer (thickness is 500 ~ 10000 dusts) MOS (metal-oxide semiconductor (MOS)) can make electric capacity between device gate-drain greatly reduce.Existing technique forms groove by etching, but this method makes the formation of bottom thick grating oxide layer very difficult.Further, existing technique generally only has one deck extension in heavy doping, and when needing two-layer outer time delay, the relative position controlling of prior art processes to extension and groove is accurate not, therefore makes the Comparision difficulty optimizing epi dopant and device performance.
Summary of the invention
Technical problem to be solved by this invention is to provide a kind of process making bottom thick grating oxide layer groove MOS, and it can make the formation of the bottom thick grating oxide layer of groove MOS become easily realization and control.
For solving the problems of the technologies described above, the technical solution that the present invention makes the process of bottom thick grating oxide layer groove MOS is comprise the following steps:
The first step, at heavily doped silicon Grown epitaxial loayer, forms the first light dope epitaxial loayer;
Second step, the first light dope epitaxial loayer grows silicon dioxide;
The thickness of the silicon dioxide formed is equal to, or greater than the follow-up gash depth that will be formed.
3rd step, adopts photoetching process, on silica gluing, photoetching, forms photoetching offset plate figure;
4th step, etching, by clean for the silicon dioxide etching do not blocked by photoresist, exposes the first light dope epitaxial loayer beyond photoresist; Then photoresist is removed;
5th step, selective growth second epitaxial loayer; At the superficial growth second light dope epitaxial loayer of the first light dope epitaxial loayer exposed;
The thickness of the second light dope epitaxial loayer formed is the gash depth that will be formed.
6th step, adopts wet method or dry etching technology, returns and carves silicon dioxide to required thickness, form the thick grating oxide layer of groove and bottom thereof.
The technique effect that the present invention can reach is:
The present invention adopts selective epitaxial growth to form groove, and the oxide layer of returning in ditch groove is to the thickness needed, to serve as the thick grating oxide layer of channel bottom.
The present invention can make bottom thick grating oxide layer trench MOS structure easily be formed and control, and accurately can control the position of the epitaxial loayer opposed channels of two-layer epitaxial groove MOS, thus by controlling the doping content of two-layer extension respectively, puncture voltage and the on state resistance of optimised devices can be come.
Accompanying drawing explanation
Below in conjunction with the drawings and specific embodiments, the present invention is further detailed explanation:
Fig. 1 to Fig. 5 is the structural representation that each step of the process making bottom thick grating oxide layer groove MOS to the present invention is corresponding;
Fig. 6 is the schematic cross-section of the bottom thick grating oxide layer groove MOS device adopted made by the present invention.
Embodiment
The present invention makes the process of bottom thick grating oxide layer groove MOS, comprises the following steps:
The first step, as shown in Figure 1, at heavily doped silicon Grown epitaxial loayer, forms the first light dope epitaxial loayer; Heavy doping bulk concentration is 10 18/ cm 3above;
Second step, as shown in Figure 1, the first light dope epitaxial loayer grows silicon dioxide, its thickness is equal to, or greater than the follow-up gash depth that will be formed;
3rd step, as shown in Figure 2, adopts photoetching process, on silica gluing, photoetching, forms photoetching offset plate figure;
4th step, as shown in Figure 3, etching, by clean for the silicon dioxide etching do not blocked by photoresist, exposes the first light dope epitaxial loayer beyond photoresist; Then photoresist is removed;
5th step, as shown in Figure 4, selective growth second epitaxial loayer; At the superficial growth second light dope epitaxial loayer of the first light dope epitaxial loayer exposed, and silicon dioxide does not grow;
The thickness of the second light dope epitaxial loayer is the gash depth wanting to be formed;
6th step, as shown in Figure 5, adopts existing wet method or dry etching technology, returns and carves silicon dioxide to required thickness, namely form the thick grating oxide layer of groove and bottom thereof;
The silicon dioxide remained is namely as the thick grating oxide layer of channel bottom;
Adopt the present invention, groove MOS device as shown in Figure 6 can be made.

Claims (3)

1. make a process for bottom thick grating oxide layer groove MOS, the thickness of described bottom thick grating oxide layer is 500 ~ 10000 dusts; It is characterized in that, comprise the following steps:
The first step, at heavily doped silicon Grown epitaxial loayer, forms the first light dope epitaxial loayer;
Second step, the first light dope epitaxial loayer grows silicon dioxide;
3rd step, adopts photoetching process, on silica gluing, photoetching, forms photoetching offset plate figure;
4th step, etching, by clean for the silicon dioxide etching do not blocked by photoresist, exposes the first light dope epitaxial loayer beyond photoresist; Then photoresist is removed;
5th step, selective growth second epitaxial loayer; At the superficial growth second light dope epitaxial loayer of the first light dope epitaxial loayer exposed;
6th step, adopts wet method or dry etching technology, returns and carves silicon dioxide to required thickness, form the thick grating oxide layer of groove and bottom thereof.
2. the process making bottom thick grating oxide layer groove MOS according to claim 1, it is characterized in that, the thickness of the silicon dioxide that described second step is formed is equal to, or greater than the follow-up gash depth that will be formed.
3. the process making bottom thick grating oxide layer groove MOS according to claim 1 and 2, it is characterized in that, the thickness of the second light dope epitaxial loayer that described 5th step is formed is the gash depth that will be formed.
CN201110340498.2A 2011-11-01 2011-11-01 Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS) Active CN103094117B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110340498.2A CN103094117B (en) 2011-11-01 2011-11-01 Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110340498.2A CN103094117B (en) 2011-11-01 2011-11-01 Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)

Publications (2)

Publication Number Publication Date
CN103094117A CN103094117A (en) 2013-05-08
CN103094117B true CN103094117B (en) 2015-06-03

Family

ID=48206544

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110340498.2A Active CN103094117B (en) 2011-11-01 2011-11-01 Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)

Country Status (1)

Country Link
CN (1) CN103094117B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1314714A (en) * 2000-03-22 2001-09-26 精工电子有限公司 Vertical metal-oxide-semiconductor transistor

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7142140B2 (en) * 2004-07-27 2006-11-28 Silicon Laboratories Inc. Auto scanning ADC for DPWM
US8426913B2 (en) * 2008-06-23 2013-04-23 Force Mos Technology Co., Ltd. Integrated trench MOSFET with trench Schottky rectifier

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1314714A (en) * 2000-03-22 2001-09-26 精工电子有限公司 Vertical metal-oxide-semiconductor transistor

Also Published As

Publication number Publication date
CN103094117A (en) 2013-05-08

Similar Documents

Publication Publication Date Title
CN104779293A (en) Manufacturing method of groove-type superjunction device
CN102983171B (en) The vertical structure without knot surrounding-gate MOSFET device and manufacture method thereof
CN104576395A (en) Nanowire MOSFET with support structures for source and drain
CN103035717A (en) Laterally diffused metal oxide semiconductor (LDMOS) component of step-shaped drifting area and manufacturing method thereof
CN103579003B (en) A kind of method making super node MOSFET
CN103094087B (en) The method of etching groove polysilicon gate
CN103094118B (en) Technique method of manufacturing double-layer gate groove metal oxide semiconductor (MOS)
CN108649072A (en) A kind of groove MOSFET device and its manufacturing method of low on-resistance
CN103779415B (en) Planar power MOS device and manufacture method thereof
CN201163629Y (en) Power MOS field effect pipe with polysilicon field plate
CN103633136A (en) Ldmos device and manufacturing method thereof
CN103094074B (en) Technique method of manufacturing bottom thick gate oxide layer groove Metal Oxide Semiconductor (MOS) through selective epitaxy
CN103094117B (en) Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)
CN103094115B (en) Technique method of manufacturing double-layer gate groove metal oxide semiconductor (MOS)
CN105679809A (en) Manufacturing method of groove-type super junctions
CN103094116A (en) Technique method of manufacturing groove metal oxide semiconductor (MOS)
CN105448981A (en) VDMOS device, drain electrode structure thereof, and manufacturing method
CN102437193B (en) Bidirectional high-voltage MOS (metal oxide semiconductor) transistor in BCD (bipolar-CMOS-DMOS) technology and manufacturing method thereof
CN102479816B (en) Metal-oxide semiconductor type field-effect transistor and manufacturing method thereof
CN104779164A (en) Method for increasing breakdown voltage of gate oxide layer of trench-type VDMOS
CN107887447A (en) A kind of MOS type device and its manufacture method
CN209515675U (en) A kind of separation grid MOSFET component
CN103377929B (en) Vertical DMOS transistor and manufacture method thereof
CN103872136A (en) Power transistor of double-gate MOS structure and manufacturing method of power transistor
CN204516756U (en) Semiconductor resistor structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20140107

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TA01 Transfer of patent application right

Effective date of registration: 20140107

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Applicant after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Applicant before: Shanghai Huahong NEC Electronics Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant