CN102916802B - Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit - Google Patents

Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit Download PDF

Info

Publication number
CN102916802B
CN102916802B CN201210367623.3A CN201210367623A CN102916802B CN 102916802 B CN102916802 B CN 102916802B CN 201210367623 A CN201210367623 A CN 201210367623A CN 102916802 B CN102916802 B CN 102916802B
Authority
CN
China
Prior art keywords
pin
connects
resistance
connect
operational amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210367623.3A
Other languages
Chinese (zh)
Other versions
CN102916802A (en
Inventor
王忠林
胡波
刘泽专
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Zhejiang Electric Power Co Ltd
Original Assignee
Binzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Binzhou University filed Critical Binzhou University
Priority to CN201210367623.3A priority Critical patent/CN102916802B/en
Publication of CN102916802A publication Critical patent/CN102916802A/en
Priority to PCT/CN2013/000423 priority patent/WO2014048053A1/en
Application granted granted Critical
Publication of CN102916802B publication Critical patent/CN102916802B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09CCIPHERING OR DECIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
    • G09C1/00Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals

Abstract

The invention discloses a fractional-order automatic switching chaotic system method for four Lorenz type systems and an analog circuit. The analog circuit consists of an operational amplifier U1, an operational amplifier U2, an operational amplifier U3, an operational amplifier U5, an operational amplifier U8, a multiplier U4, a multiplier U9, a multiplier U10, a voltage comparator U7 and an analog switch U6. A fractional-order automatic switching chaotic system for four Lorenz type subsystems is implemented by the aid of the analog circuit, is more complicate and higher in randomness as compared with an automatic switching chaotic system consisting of two or three chaotic subsystems and a switching-free fractional-order chaotic system, can be a new choice for a signal source in secrete communication, and has good application prospect in the secrete communication.

Description

Based on fractional order four systems automatically switched chaotic system method and the analog circuit of Lorenz type system
Technical field
The present invention relates to the method for the fractional order four systems automatically switched chaotic system based on Lorenz type system, specifically, relate to the method based on the fractional order four systems automatically switched chaotic system of Lorenz type system and analog circuit.
Background technology
At present, oneself has multiple method analog circuit to realize integer rank and chaotic systems with fractional order and circuit, but the Measures compare realizing the chaos circuit automatically switched with analog circuit is few, and oneself disclosed automatically switched chaotic system and circuit are that the sub-chaos system in 2, integer rank switches, disclosing of the method also not having multiple sub-chaos system to automatically switch and circuit, the invention provides method and the analog circuit of the chaos system that a kind of Lorenz type fractional order four systems automatically switches, quantity and the type of automatically switched chaotic system are enriched, improve the randomness of chaos system, good application prospect is had in secure communication.
Summary of the invention
The technical problem to be solved in the present invention is to provide method based on the fractional order four systems automatically switched chaotic system of Lorenz type system and analog circuit.
The present invention adopts following technological means to realize goal of the invention:
1, based on the method for the fractional order four systems automatically switched chaotic system of Lorenz type system, it is characterized in that being, comprise the following steps:
(1) according to Lorenz type chaos system I be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | x | - hz - - - I a=20,b=14,c=10.6,h=2.8
(2) according to Lorenz type chaos system II be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | y | - hz - - - II a=20,b=14,c=10.6,h=2.8
(3) according to chaos system structure sign function III and IV be:
sign ( x ) = 1 x &GreaterEqual; 0 - 1 x < 0 - - - III
sign ( y ) = 1 y &GreaterEqual; 0 - 1 y < 0 - - - IV
(4) according to Lorenz type chaos system V be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = xsign ( y ) - hz - - - V a=20,b=14,c=10.6,h=2.8
(5) according to Lorenz type chaos system VI be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = ysign ( x ) - hz - - - VI a=20,b=14,c=10.6,h=2.8
(6) according to chaos system structure choice function VII be:
f ( xy ) = | x | x &GreaterEqual; 0 , y &GreaterEqual; 0 xsign ( y ) x &GreaterEqual; 0 , y < 0 ysign ( x ) x < 0 , y &GreaterEqual; 0 | y | x < 0 , y < 0 - - - VII
(7) a Lorenz type four systems automatically switched chaotic system IX is constructed according to system I, II, V, VI and choice function VII
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = f ( xy ) - hz - - - IX a=20,b=14,c=10.6,h=2.8
(8) a Lorenz type fractional order four systems automatically switched chaotic system X is constructed according to system IX
d q x / dt q = a ( y - x ) d q y / dt q = bx + cy - xz d q z / dt q = f ( xy ) - hz - - - X 0<q<1,a=20,b=14,c=10.6,h=2.8
(9) according to chaos system X constructing analog Circuits System, voltage comparator U7 is utilized to obtain the low and high level of two simulations, x>=0 or x<0 and y>=0 or y<0, as the control inputs of analog switch U6, according to x>=0, y>=0, x>=0, y<0, x<0, y>=0 and x<0, y<0 tetra-kinds of different situations, the difference realizing f (xy) exports, thus realize the chaos system IX of four systems automatic switchover, chaos system X is realized again by fractional order integration, operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 adopts LF347, multiplier U4, multiplier U9, multiplier U10 adopts AD633JN, analog switch U6 adopts ADG409, voltage comparator U7 adopts LM139,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance Rx, connected with the 6th pin by resistance R1, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc11 of 6th pin is in parallel with electric capacity C11's, connecting resistance Rc12 and electric capacity C12's is in parallel again, connecting resistance Rc13 and electric capacity C13 again in parallel after connect the 7th pin, 7th pin connects the 13rd pin by resistance R13, the 2nd pin of U2 is connect by potentiometer R22, connect the 1st pin of U4, the 2nd pin of U5 is connect by resistance Ra1, connect the 5th pin of U7, connect the 2nd pin of U8, connect the 1st pin of U9, 8th pin connects the 9th pin by resistance R25, 13rd pin connects the 14th pin by resistance R14, 14th pin connects the 2nd pin by potentiometer R11,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance Ry, connected with the 6th pin by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc21 of 6th pin is in parallel with electric capacity C21's, connect the in parallel of Rc22 and electric capacity C22 again, connect again Rc23 and electric capacity C23 in parallel after connect the 7th pin, 7th pin is connected with the 2nd pin by potentiometer R23, the 9th pin of U1 is connect by resistance R24, the 2nd pin of U1 is connect by potentiometer R12, the 13rd pin of U5 is connect by Ra6, connect the 11st pin of U7, connect the 13rd pin of U8, connect the 1st pin of U10, 8th pin connects the 13rd pin by resistance R33, first connect the in parallel of Rc31 and electric capacity C31, connect the in parallel of Rc32 and electric capacity C32 again, connecting resistance Rc33 and electric capacity C33 again in parallel after connect the 9th pin, 13rd pin connects the 14th pin by resistance R34, 14th pin connects the 2nd pin of U3 by potentiometer R32, connect the 3rd pin of U4,
Described operational amplifier U3 the 1st pin is connected with the 2nd pin by resistance Rz, connected by the 9th pin of resistance R3 and U2, U3 the 2nd pin connects 14 pins of U2 by R32,3rd pin ground connection, 4th pin meets VCC, 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12nd pin, the 13rd pin, the 14th pin are unsettled, and the 11st pin meets VEE;
1st pin of described multiplier U4 connects the 7th pin of U1, and the 3rd pin connects the 14th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin completes overpotential device R21 connects the 2nd pin of U2, and the 8th pin meets VCC;
1st pin of described operational amplifier U5 connects the 2nd pin by diode D3, 2nd pin connects the 7th pin of U1 by resistance Ra1, by series connection the 1st pin of resistance Ra2 and diode D4, by series connection the 6th pin of resistance Ra1 and resistance Ra5, by series connection the 6th pin of resistance Ra2 and Ra3, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin connects positive 14V power supply, 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Ra4, 7th pin connects the 7th pin of U6, 8th pin connects the 5th pin of U6, the 9th pin is connect by resistance Ra9, 9th pin is by series connection the 14th pin of resistance Ra8 and diode D6, by series connection the 13rd pin of resistance Ra10 and Ra6, 13rd pin is by series connection the 14th pin of resistance Ra7 and diode D6, 14th pin connects the 13rd pin by diode D5,
1st pin of described analog switch U6 connects the 2nd pin of U7, and the 2nd pin, the 14th pin connect positive 14V power supply, and the 3rd pin connects negative 14V power supply, 4th pin connects the 7th pin of U10, and the 5th pin connects the 8th pin of U5, and the 6th pin connects the 7th pin of U9,7th pin connects the 7th pin of U5, and the 8th pin connects the 2nd pin of U3 by potentiometer R31, the 9th pin, 10th pin, 11st pin, the 12nd pin, the 13rd pin is unsettled, 15th pin ground connection, the 16th pin connects the 13rd pin of U7;
1st pin of described voltage comparator U7, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 14th pin are unsettled, 3rd pin meets VCC, 4th pin, the 10th pin, the 12nd pin ground connection, 2nd pin connects positive 14V power supply by resistance R01, by the series connection ground connection of diode D1 and resistance R02,13rd pin connects positive 14V power supply by resistance R03, by the series connection ground connection of diode D2 and resistance R04;
1st pin of described operational amplifier U8 connects the 6th pin by resistance Rs1,2nd pin connects the 7th pin of U1,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th pin connects positive 14V power supply, and the 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Rs2,7th pin connects the 3rd pin of U10, and the 8th pin connects the 3rd pin of U9, connects the 9th pin by RS4,9th pin connects the 14th pin by resistance Rs3, and the 13rd pin connects the 7th pin of U2;
1st pin of described multiplier U9 connects the 7th pin of U1, and the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 6th pin of U6, and the 8th pin meets VCC;
1st pin of described multiplier U10 connects the 7th pin of U2, and the 3rd pin connects the 7th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 4th pin of U6, and the 8th pin meets VCC.
2, based on the fractional order four systems automatic switchover analog circuit of Lorenz type system, it is characterized in that being, by operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 and multiplier U4, multiplier U9, multiplier U10 and voltage comparator U7 and analog switch U6 forms, described operational amplifier U1 connects voltage comparator U7, operational amplifier U5, operational amplifier U8, multiplier U4, operational amplifier U2, described operational amplifier U2 concatenation operation amplifier U1, operational amplifier U5, voltage comparator U7, operational amplifier U8, described operational amplifier U3 concatenation operation amplifier U2, multiplier U4, described operational amplifier U5 connecting analog switch U6, described voltage comparator U7 connecting analog switch U6, described operational amplifier U8 concatenation operation amplifier U5, multiplier U9, multiplier U10, described multiplier U9 connecting analog switch U6, described multiplier U10 connecting analog switch U6,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance Rx, connected with the 6th pin by resistance R1, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc11 of 6th pin is in parallel with electric capacity C11's, connecting resistance Rc12 and electric capacity C12's is in parallel again, connecting resistance Rc13 and electric capacity C13 again in parallel after connect the 7th pin, 7th pin connects the 13rd pin by resistance R13, the 2nd pin of U2 is connect by potentiometer R22, connect the 1st pin of U4, the 2nd pin of U5 is connect by resistance Ra1, connect the 5th pin of U7, connect the 2nd pin of U8, connect the 1st pin of U9, 8th pin connects the 9th pin by resistance R25, 13rd pin connects the 14th pin by resistance R14, 14th pin connects the 2nd pin by potentiometer R11,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance Ry, connected with the 6th pin by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc21 of 6th pin is in parallel with electric capacity C21's, connect the in parallel of Rc22 and electric capacity C22 again, connect again Rc23 and electric capacity C23 in parallel after connect the 7th pin, 7th pin is connected with the 2nd pin by potentiometer R23, the 9th pin of U1 is connect by resistance R24, the 2nd pin of U1 is connect by potentiometer R12, the 13rd pin of U5 is connect by Ra6, connect the 11st pin of U7, connect the 13rd pin of U8, connect the 1st pin of U10, 8th pin connects the 13rd pin by resistance R33, first connect the in parallel of Rc31 and electric capacity C31, connect the in parallel of Rc32 and electric capacity C32 again, connecting resistance Rc33 and electric capacity C33 again in parallel after connect the 9th pin, 13rd pin connects the 14th pin by resistance R34, 14th pin connects the 2nd pin of U3 by potentiometer R32, connect the 3rd pin of U4,
Described operational amplifier U3 the 1st pin is connected with the 2nd pin by resistance Rz, connected by the 9th pin of resistance R3 and U2, U3 the 2nd pin connects 14 pins of U2 by R32,3rd pin ground connection, 4th pin meets VCC, 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12nd pin, the 13rd pin, the 14th pin are unsettled, and the 11st pin meets VEE;
1st pin of described multiplier U4 connects the 7th pin of U1, and the 3rd pin connects the 14th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin completes overpotential device R21 connects the 2nd pin of U2, and the 8th pin meets VCC;
1st pin of described operational amplifier U5 connects the 2nd pin by diode D3, 2nd pin connects the 7th pin of U1 by resistance Ra1, by series connection the 1st pin of resistance Ra2 and diode D4, by series connection the 6th pin of resistance Ra1 and resistance Ra5, by series connection the 6th pin of resistance Ra2 and Ra3, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin connects positive 14V power supply, 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Ra4, 7th pin connects the 7th pin of U6, 8th pin connects the 5th pin of U6, the 9th pin is connect by resistance Ra9, 9th pin is by series connection the 14th pin of resistance Ra8 and diode D6, series connection the 14th pin of resistance Ra7 and diode D6 is passed through by series connection the 13rd pin of resistance Ra10 and Ra6, 14th pin connects the 13rd pin by diode D5,
1st pin of described analog switch U6 connects the 2nd pin of U7, and the 2nd pin, the 14th pin connect positive 14V power supply, and the 3rd pin connects negative 14V power supply, 4th pin connects the 7th pin of U10, and the 5th pin connects the 8th pin of U5, and the 6th pin connects the 7th pin of U9,7th pin connects the 7th pin of U5, and the 8th pin connects the 2nd pin of U3 by potentiometer R31, the 9th pin, 10th pin, 11st pin, the 12nd pin, the 13rd pin is unsettled, 15th pin ground connection, the 16th pin connects the 13rd pin of U7;
1st pin of described voltage comparator U7, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 14th pin are unsettled, and the 3rd pin meets VCC, the 4th pin, the 10th pin, the 12nd pin ground connection; 2nd pin connects positive 14V power supply by resistance R01, and by the series connection ground connection of diode D1 and resistance R02, the 13rd pin connects positive 14V power supply by resistance R03, by the series connection ground connection of diode D2 and resistance R04;
1st pin of described operational amplifier U8 connects the 6th pin by resistance Rs1,2nd pin connects the 7th pin of U1,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th pin connects positive 14V power supply, and the 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Rs2,7th pin connects the 3rd pin of U10, and the 8th pin connects the 3rd pin of U9, connects the 9th pin by RS4,9th pin connects the 14th pin by resistance Rs3, and the 13rd pin connects the 7th pin of U2;
1st pin of described multiplier U9 connects the 7th pin of U1, and the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 6th pin of U6, and the 8th pin meets VCC;
1st pin of described multiplier U10 connects the 7th pin of U2, and the 3rd pin connects the 7th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 4th pin of U6, and the 8th pin meets VCC.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 is operational amplifier U1 peripheral circuit structural representation.
Fig. 3 is operational amplifier U2 and multiplier U4 peripheral circuit structural representation.
Fig. 4 is operational amplifier U5 peripheral circuit structural representation.
Fig. 5 is operational amplifier U8, multiplier U9 and multiplier U10 peripheral circuit structural representation.
Fig. 6 is the peripheral circuit structural representation of operational amplifier U3, voltage comparator U7 and analog switch U6.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail.
See Fig. 1-Fig. 6, first construct Lorenz type fractional order four systems automatically switched chaotic system, the system that this preferred embodiment is selected
(1) according to Lorenz type chaos system I be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | x | - hz - - - I a=20,b=14,c=10.6,h=2.8
(2) according to Lorenz type chaos system II be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | y | - hz - - - II a=20,b=14,c=10.6,h=2.8
(3) according to chaos system structure sign function III and IV be:
sign ( x ) = 1 x &GreaterEqual; 0 - 1 x < 0 - - - III
sign ( y ) = 1 y &GreaterEqual; 0 - 1 y < 0 - - - IV
(4) according to Lorenz type chaos system V be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = xsign ( y ) - hz - - - V a=20,b=14,c=10.6,h=2.8
(5) according to Lorenz type chaos system VI be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = ysign ( x ) - hz - - - VI a=20,b=14,c=10.6,h=2.8
(6) according to chaos system structure choice function VII be:
f ( xy ) = | x | x &GreaterEqual; 0 , y &GreaterEqual; 0 xsign ( y ) x &GreaterEqual; 0 , y < 0 ysign ( x ) x < 0 , y &GreaterEqual; 0 | y | x < 0 , y < 0 - - - VII
(7) a Lorenz type four systems automatically switched chaotic system IX is constructed according to system I, II, V, VI and choice function VII
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = f ( xy ) - hz - - - IX a=20,b=14,c=10.6,h=2.8
(8) a Lorenz type fractional order four systems automatically switched chaotic system X is constructed according to system IX
d q x / dt q = a ( y - x ) d q y / dt q = bx + cy - xz d q z / dt q = f ( xy ) - hz - - - X 0<q<1,a=20,b=14,c=10.6,h=2.8
(9) according to chaos system X constructing analog Circuits System, voltage comparator U7 is utilized to obtain the low and high level of two simulations, x>=0 or x<0 and y>=0 or y<0, as the control inputs of analog switch U6, according to x>=0, y>=0, x>=0, y<0, x<0, y>=0 and x<0, y<0 tetra-kinds of different situations, the difference realizing f (xy) exports, thus realize the chaos system IX of four systems automatic switchover, chaos system X is realized again by fractional order integration, operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 adopts LF347, multiplier U4, multiplier U9, multiplier U10 adopts AD633JN, analog switch U6 adopts ADG409, voltage comparator U7 adopts LM139,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance Rx, connected with the 6th pin by resistance R1, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc11 of 6th pin is in parallel with electric capacity C11's, connecting resistance Rc12 and electric capacity C12's is in parallel again, connecting resistance Rc13 and electric capacity C13 again in parallel after connect the 7th pin, 7th pin connects the 13rd pin by resistance R13, the 2nd pin of U2 is connect by potentiometer R22, connect the 1st pin of U4, the 2nd pin of U5 is connect by resistance Ra1, connect the 5th pin of U7, connect the 2nd pin of U8, connect the 1st pin of U9, 8th pin connects the 9th pin by resistance R25, 13rd pin connects the 14th pin by resistance R14, 14th pin connects the 2nd pin by potentiometer R11,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance Ry, connected with the 6th pin by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc21 of 6th pin is in parallel with electric capacity C21's, connect the in parallel of Rc22 and electric capacity C22 again, connect again Rc23 and electric capacity C23 in parallel after connect the 7th pin, 7th pin is connected with the 2nd pin by potentiometer R23, the 9th pin of U1 is connect by resistance R24, the 2nd pin of U1 is connect by potentiometer R12, the 13rd pin of U5 is connect by Ra6, connect the 11st pin of U7, connect the 13rd pin of U8, connect the 1st pin of U10, 8th pin connects the 13rd pin by resistance R33, first connect the in parallel of Rc31 and electric capacity C31, connect the in parallel of Rc32 and electric capacity C32 again, connecting resistance Rc33 and electric capacity C33 again in parallel after connect the 9th pin, 13rd pin connects the 14th pin by resistance R34, 14th pin connects the 2nd pin of U3 by potentiometer R32, connect the 3rd pin of U4,
Described operational amplifier U3 the 1st pin is connected with the 2nd pin by resistance Rz, connected by the 9th pin of resistance R3 and U2, U3 the 2nd pin connects 14 pins of U2 by R32,3rd pin ground connection, 4th pin meets VCC, 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12nd pin, the 13rd pin, the 14th pin are unsettled, and the 11st pin meets VEE;
1st pin of described multiplier U4 connects the 7th pin of U1, and the 3rd pin connects the 14th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin completes overpotential device R21 connects the 2nd pin of U2, and the 8th pin meets VCC;
1st pin of described operational amplifier U5 connects the 2nd pin by diode D3, 2nd pin connects the 7th pin of U1 by resistance Ra1, by series connection the 1st pin of resistance Ra2 and diode D4, by series connection the 6th pin of resistance Ra1 and resistance Ra5, by series connection the 6th pin of resistance Ra2 and Ra3, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin connects positive 14V power supply, 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Ra4, 7th pin connects the 7th pin of U6, 8th pin connects the 5th pin of U6, the 9th pin is connect by resistance Ra9, 9th pin is by series connection the 14th pin of resistance Ra8 and diode D6, by series connection the 13rd pin of resistance Ra10 and Ra6, 13rd pin is by series connection the 14th pin of resistance Ra7 and diode D6, 14th pin connects the 13rd pin by diode D5,
1st pin of described analog switch U6 connects the 2nd pin of U7, and the 2nd pin, the 14th pin connect positive 14V power supply, and the 3rd pin connects negative 14V power supply, 4th pin connects the 7th pin of U10, and the 5th pin connects the 8th pin of U5, and the 6th pin connects the 7th pin of U9,7th pin connects the 7th pin of U5, and the 8th pin connects the 2nd pin of U3 by potentiometer R31, the 9th pin, 10th pin, 11st pin, the 12nd pin, the 13rd pin is unsettled, 15th pin ground connection, the 16th pin connects the 13rd pin of U7;
1st pin of described voltage comparator U7, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 14th pin are unsettled, 3rd pin meets VCC, 4th pin, the 10th pin, the 12nd pin ground connection, 2nd pin connects positive 14V power supply by resistance R01, by the series connection ground connection of diode D1 and resistance R02,13rd pin connects positive 14V power supply by resistance R03, by the series connection ground connection of diode D2 and resistance R04;
1st pin of described operational amplifier U8 connects the 6th pin by resistance Rs1,2nd pin connects the 7th pin of U1,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th pin connects positive 14V power supply, and the 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Rs2,7th pin connects the 3rd pin of U10, and the 8th pin connects the 3rd pin of U9, connects the 9th pin by RS4,9th pin connects the 14th pin by resistance Rs3, and the 13rd pin connects the 7th pin of U2;
1st pin of described multiplier U9 connects the 7th pin of U1, and the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 6th pin of U6, and the 8th pin meets VCC;
1st pin of described multiplier U10 connects the 7th pin of U2, and the 3rd pin connects the 7th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 4th pin of U6, and the 8th pin meets VCC.
Certainly, above-mentioned explanation is not to the restriction of invention, and the present invention is also not limited only to above-mentioned citing, and the change that those skilled in the art make in essential scope of the present invention, remodeling, interpolation or replacement, also belong to protection scope of the present invention.

Claims (2)

1., based on the method for the fractional order four systems automatically switched chaotic system of Lorenz type system, it is characterized in that being, comprise the following steps:
(1) according to Lorenz type chaos system I be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | x | - hz - - - I a=20,b=14,c=10.6,h=2.8
(2) according to Lorenz type chaos system II be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = | x | - hz - - - II a=20,b=14,c=10.6,h=2.8
(3) according to chaos system structure sign function III and IV be:
sign ( x ) = 1 x &GreaterEqual; 0 - 1 x < 0 - - - III
sign ( y ) = 1 y &GreaterEqual; 0 - 1 y < 0 - - - IV
(4) according to Lorenz type chaos system V be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = xsign ( y ) - hz - - - V a=20,b=14,c=10.6,h=2.8
(5) according to Lorenz type chaos system VI be:
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = ysign ( x ) - hz - - - VI a=20,b=14,c=10.6,h=2.8
(6) according to chaos system structure choice function VII be:
f ( xy ) = | x | x &GreaterEqual; 0 , y &GreaterEqual; 0 xsign ( y ) x &GreaterEqual; 0 , y < 0 ysign ( x ) x < 0 , y &GreaterEqual; 0 | y | x < 0 , y < 0 - - - VII
(7) a Lorenz type four systems automatically switched chaotic system IX is constructed according to system I, II, V, VI and choice function VII
dx / dt = a ( y - x ) dy / dt = bx + cy - xz dz / dt = f ( xy ) - hz - - - IX a=20,b=14,c=10.6,h=2.8
(8) a Lorenz type fractional order four systems automatically switched chaotic system X is constructed according to system IX
d q x / dt q = a ( y - x ) d q y / dt q = bx + cy - xz d q z / dt q = f ( xy ) - hz - - - X 0<q<1,a=20,b=14,c=10.6,h=2.8
(9) according to chaos system X constructing analog Circuits System, voltage comparator U7 is utilized to obtain the low and high level of two simulations, x>=0 or x<0 and y>=0 or y<0, as the control inputs of analog switch U6, according to x>=0, y>=0, x>=0, y<0, x<0, y>=0 and x<0, y<0 tetra-kinds of different situations, the difference realizing f (xy) exports, thus realize the chaos system IX of four systems automatic switchover, chaos system X is realized again by fractional order integration, operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 adopts LF347, multiplier U4, multiplier U9, multiplier U10 adopts AD633JN, analog switch U6 adopts ADG409, voltage comparator U7 adopts LM139,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance Rx, connected with the 6th pin by resistance R1, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc11 of 6th pin is in parallel with electric capacity C11's, connecting resistance Rc12 and electric capacity C12's is in parallel again, connecting resistance Rc13 and electric capacity C13 again in parallel after connect the 7th pin, 7th pin connects the 13rd pin by resistance R13, the 2nd pin of U2 is connect by potentiometer R22, connect the 1st pin of U4, the 2nd pin of U5 is connect by resistance Ra1, connect the 5th pin of U7, connect the 2nd pin of U8, connect the 1st pin of U9, 8th pin connects the 9th pin by resistance R25, 13rd pin connects the 14th pin by resistance R14, 14th pin connects the 2nd pin by potentiometer R11,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance Ry, connected with the 6th pin by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc21 of 6th pin is in parallel with electric capacity C21's, connect the in parallel of Rc22 and electric capacity C22 again, connect again Rc23 and electric capacity C23 in parallel after connect the 7th pin, 7th pin is connected with the 2nd pin by potentiometer R23, the 9th pin of U1 is connect by resistance R24, the 2nd pin of U1 is connect by potentiometer R12, the 13rd pin of U5 is connect by Ra6, connect the 11st pin of U7, connect the 13rd pin of U8, connect the 1st pin of U10, 8th pin connects the 13rd pin by resistance R33, first connect the in parallel of Rc31 and electric capacity C31, connect the in parallel of Rc32 and electric capacity C32 again, connecting resistance Rc33 and electric capacity C33 again in parallel after connect the 9th pin, 13rd pin connects the 14th pin by resistance R34, 14th pin connects the 2nd pin of U3 by potentiometer R32, connect the 3rd pin of U4,
Described operational amplifier U3 the 1st pin is connected with the 2nd pin by resistance Rz, connected by the 9th pin of resistance R3 and U2, U3 the 2nd pin connects 14 pins of U2 by R32,3rd pin ground connection, 4th pin meets VCC, 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12nd pin, the 13rd pin, the 14th pin are unsettled, and the 11st pin meets VEE;
1st pin of described multiplier U4 connects the 7th pin of U1, and the 3rd pin connects the 14th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin completes overpotential device R21 connects the 2nd pin of U2, and the 8th pin meets VCC;
1st pin of described operational amplifier U5 connects the 2nd pin by diode D3, 2nd pin connects the 7th pin of U1 by resistance Ra1, by series connection the 1st pin of resistance Ra2 and diode D4, by series connection the 6th pin of resistance Ra1 and resistance Ra5, by series connection the 6th pin of resistance Ra2 and Ra3, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin connects positive 14V power supply, 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Ra4, 7th pin connects the 7th pin of U6, 8th pin connects the 5th pin of U6, the 9th pin is connect by resistance Ra9, 9th pin is by series connection the 14th pin of resistance Ra8 and diode D6, by series connection the 13rd pin of resistance Ra10 and Ra6, 13rd pin is by series connection the 14th pin of resistance Ra7 and diode D6, 14th pin connects the 13rd pin by diode D5,
1st pin of described analog switch U6 connects the 2nd pin of U7, and the 2nd pin, the 14th pin connect positive 14V power supply, and the 3rd pin connects negative 14V power supply, 4th pin connects the 7th pin of U10, and the 5th pin connects the 8th pin of U5, and the 6th pin connects the 7th pin of U9,7th pin connects the 7th pin of U5, and the 8th pin connects the 2nd pin of U3 by potentiometer R31, the 9th pin, 10th pin, 11st pin, the 12nd pin, the 13rd pin is unsettled, 15th pin ground connection, the 16th pin connects the 13rd pin of U7;
1st pin of described voltage comparator U7, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 14th pin are unsettled, 3rd pin meets VCC, 4th pin, the 10th pin, the 12nd pin ground connection, 2nd pin connects positive 14V power supply by resistance R01, by the series connection ground connection of diode D1 and resistance R02,13rd pin connects positive 14V power supply by resistance R03, by the series connection ground connection of diode D2 and resistance R04;
1st pin of described operational amplifier U8 connects the 6th pin by resistance Rs1,2nd pin connects the 7th pin of U1,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th pin connects positive 14V power supply, and the 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Rs2,7th pin connects the 3rd pin of U10, and the 8th pin connects the 3rd pin of U9, connects the 9th pin by Rs4,9th pin connects the 14th pin by resistance Rs3, and the 13rd pin connects the 7th pin of U2;
1st pin of described multiplier U9 connects the 7th pin of U1, and the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 6th pin of U6, and the 8th pin meets VCC;
1st pin of described multiplier U10 connects the 7th pin of U2, and the 3rd pin connects the 7th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 4th pin of U6, and the 8th pin meets VCC.
2. based on the fractional order four systems automatic switchover analog circuit of Lorenz type system, it is characterized in that being, by operational amplifier U1, operational amplifier U2, operational amplifier U3, operational amplifier U5, operational amplifier U8 and multiplier U4, multiplier U9, multiplier U10 and voltage comparator U7 and analog switch U6 forms, described operational amplifier U1 connects voltage comparator U7, operational amplifier U5, operational amplifier U8, multiplier U4, operational amplifier U2, described operational amplifier U2 concatenation operation amplifier U1, operational amplifier U5, voltage comparator U7, operational amplifier U8, described operational amplifier U3 concatenation operation amplifier U2, multiplier U4, described operational amplifier U5 connecting analog switch U6, described voltage comparator U7 connecting analog switch U6, described operational amplifier U8 concatenation operation amplifier U5, multiplier U9, multiplier U10, described multiplier U9 connecting analog switch U6, described multiplier U10 connecting analog switch U6,
1st pin of described operational amplifier U1 is connected with the 2nd pin by resistance Rx, connected with the 6th pin by resistance R1, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc11 of 6th pin is in parallel with electric capacity C11's, connecting resistance Rc12 and electric capacity C12's is in parallel again, connecting resistance Rc13 and electric capacity C13 again in parallel after connect the 7th pin, 7th pin connects the 13rd pin by resistance R13, the 2nd pin of U2 is connect by potentiometer R22, connect the 1st pin of U4, the 2nd pin of U5 is connect by resistance Ra1, connect the 5th pin of U7, connect the 2nd pin of U8, connect the 1st pin of U9, 8th pin connects the 9th pin by resistance R25, 13rd pin connects the 14th pin by resistance R14, 14th pin connects the 2nd pin by potentiometer R11,
1st pin of described operational amplifier U2 is connected with the 2nd pin by resistance Ry, connected with the 6th pin by resistance R2, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin meets VCC, 11st pin meets VEE, the first connecting resistance Rc21 of 6th pin is in parallel with electric capacity C21's, connect the in parallel of Rc22 and electric capacity C22 again, connect again Rc23 and electric capacity C23 in parallel after connect the 7th pin, 7th pin is connected with the 2nd pin by potentiometer R23, the 9th pin of U1 is connect by resistance R24, the 2nd pin of U1 is connect by potentiometer R12, the 13rd pin of U5 is connect by Ra6, connect the 11st pin of U7, connect the 13rd pin of U8, connect the 1st pin of U10, 8th pin connects the 13rd pin by resistance R33, first connect the in parallel of Rc31 and electric capacity C31, connect the in parallel of Rc32 and electric capacity C32 again, connecting resistance Rc33 and electric capacity C33 again in parallel after connect the 9th pin, 13rd pin connects the 14th pin by resistance R34, 14th pin connects the 2nd pin of U3 by potentiometer R32, connect the 3rd pin of U4,
Described operational amplifier U3 the 1st pin is connected with the 2nd pin by resistance Rz, connected by the 9th pin of resistance R3 and U2, U3 the 2nd pin connects 14 pins of U2 by R32,3rd pin ground connection, 4th pin meets VCC, 5th pin, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 10th pin, the 12nd pin, the 13rd pin, the 14th pin are unsettled, and the 11st pin meets VEE;
1st pin of described multiplier U4 connects the 7th pin of U1, and the 3rd pin connects the 14th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin completes overpotential device R21 connects the 2nd pin of U2, and the 8th pin meets VCC;
1st pin of described operational amplifier U5 connects the 2nd pin by diode D3, 2nd pin connects the 7th pin of U1 by resistance Ra1, by series connection the 1st pin of resistance Ra2 and diode D4, by series connection the 6th pin of resistance Ra1 and resistance Ra5, the 6th pin is connect after series connection by resistance Ra2 and Ra3, 3rd pin, 5th pin, 10th pin, 12nd pin ground connection, 4th pin connects positive 14V power supply, 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Ra4, 7th pin connects the 7th pin of U6, 8th pin connects the 5th pin of U6, the 9th pin is connect by resistance Ra9, 9th pin is by series connection the 14th pin of resistance Ra8 and diode D6, by series connection the 13rd pin of resistance Ra10 and Ra6, 13rd pin is by series connection the 14th pin of resistance Ra7 and diode D6, 14th pin connects the 13rd pin by diode D5,
1st pin of described analog switch U6 connects the 2nd pin of U7, and the 2nd pin, the 14th pin connect positive 14V power supply, and the 3rd pin connects negative 14V power supply, 4th pin connects the 7th pin of U10, and the 5th pin connects the 8th pin of U5, and the 6th pin connects the 7th pin of U9,7th pin connects the 7th pin of U5, and the 8th pin connects the 2nd pin of U3 by potentiometer R31, the 9th pin, 10th pin, 11st pin, the 12nd pin, the 13rd pin is unsettled, 15th pin ground connection, the 16th pin connects the 13rd pin of U7;
1st pin of described voltage comparator U7, the 6th pin, the 7th pin, the 8th pin, the 9th pin, the 14th pin are unsettled, 3rd pin meets VCC, 4th pin, the 10th pin, the 12nd pin ground connection, 2nd pin connects positive 14V power supply by resistance R01, by the series connection ground connection of diode D1 and resistance R02,13rd pin connects positive 14V power supply by resistance R03, by the series connection ground connection of diode D2 and resistance R04;
1st pin of described operational amplifier U8 connects the 6th pin by resistance Rs1,2nd pin connects the 7th pin of U1,3rd pin, the 5th pin, the 10th pin, the 12nd pin ground connection, the 4th pin connects positive 14V power supply, and the 11st pin connects negative 14V power supply, 6th pin connects the 7th pin by resistance Rs2,7th pin connects the 3rd pin of U10, and the 8th pin connects the 3rd pin of U9, connects the 9th pin by Rs4,9th pin connects the 14th pin by resistance Rs3, and the 13rd pin connects the 7th pin of U2;
1st pin of described multiplier U9 connects the 7th pin of U1, and the 3rd pin connects the 8th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 6th pin of U6, and the 8th pin meets VCC;
1st pin of described multiplier U10 connects the 7th pin of U2, and the 3rd pin connects the 7th pin of U8, the 2nd pin, the 4th pin, the 6th pin ground connection, and the 5th pin meets VEE, and the 7th pin connects the 4th pin of U6, and the 8th pin meets VCC.
CN201210367623.3A 2012-09-27 2012-09-27 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit Active CN102916802B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201210367623.3A CN102916802B (en) 2012-09-27 2012-09-27 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit
PCT/CN2013/000423 WO2014048053A1 (en) 2012-09-27 2013-04-12 Analog circuit and method for fractional-order four-system automatic switching chaotic system based on lorenz type system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210367623.3A CN102916802B (en) 2012-09-27 2012-09-27 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit

Publications (2)

Publication Number Publication Date
CN102916802A CN102916802A (en) 2013-02-06
CN102916802B true CN102916802B (en) 2014-12-17

Family

ID=47615044

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210367623.3A Active CN102916802B (en) 2012-09-27 2012-09-27 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit

Country Status (2)

Country Link
CN (1) CN102916802B (en)
WO (1) WO2014048053A1 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102916802B (en) * 2012-09-27 2014-12-17 滨州学院 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit
CN103199988A (en) * 2013-03-29 2013-07-10 王少夫 Two-dimensional complex number chaotic system
CN103227713B (en) * 2013-04-01 2015-11-18 杭州电子科技大学 One realizes natural Exponents chaotic analog circuit and method
CN103220127A (en) * 2013-04-23 2013-07-24 王少夫 Modified unified multi-wing chaotic system
CN103220126A (en) * 2013-04-23 2013-07-24 王少夫 Unified multi-wing chaotic system
CN103227714A (en) * 2013-04-25 2013-07-31 王少夫 Three-dimensional multi-wing chaotic system
CN103199991A (en) * 2013-04-26 2013-07-10 王少夫 Three-dimensional uniform multi-wing lorentz cluster chaotic system
CN103220129A (en) * 2013-04-26 2013-07-24 王少夫 Three-dimensional multi-wing chaotic system
CN103368723B (en) * 2013-07-03 2017-02-15 淄博职业学院 Fractional order four-system automatic switching chaotic system method and analog circuit
CN103888240A (en) * 2014-02-22 2014-06-25 滨州学院 Lorenz type chaotic switching system method having different fractional orders and containing y2, and circuit
CN103856317A (en) * 2014-02-22 2014-06-11 滨州学院 Method and circuit for switching classic Lorenz type chaotic system with different fractional orders
CN104378197B (en) * 2014-12-03 2015-08-19 国网山东省电力公司淄博供电公司 Based on construction method and the circuit of the Lorenz type hyperchaotic system containing x side of memristor
CN104868988A (en) * 2015-05-27 2015-08-26 王忠林 Different-feedback and ultimate boundary estimation facilitating Lorenz type hyper-chaotic system construction method and circuit thereof
CN105099659A (en) * 2015-09-01 2015-11-25 王晓红 Right-oblique chaotic system with folded attractor and circuit
CN105099657A (en) * 2015-09-01 2015-11-25 王晓红 Left-leaning three-dimensional single-scroll chaotic system and circuit
CN105099663A (en) * 2015-09-01 2015-11-25 王忠林 Construction method of chaotic system comprising folding double-wing chaotic attractor, and circuit
CN105099662A (en) * 2015-09-01 2015-11-25 王忠林 Two-wing attractor chaotic system construction method and circuit
CN105187191A (en) * 2015-09-01 2015-12-23 王晓红 Right-deviation three-dimensional single-scroll chaotic system and circuit
CN114301580B (en) * 2021-11-23 2023-06-02 中国地质大学(武汉) Chaotic synchronization circuit based on Duffing-Van der pol memristor chaotic oscillator

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101179375A (en) * 2006-11-12 2008-05-14 黑龙江大学 Chaos algorithm based network data encryption card
CN101931526A (en) * 2010-08-23 2010-12-29 滨州学院 Method for implementing automatically switched chaotic system and analogue circuit
CN201726386U (en) * 2010-07-21 2011-01-26 滨州学院 Hyperchaos/chaos system universal analog circuit
CN202043091U (en) * 2011-04-19 2011-11-16 滨州学院 Artificial circuit capable of realizing automatic switching of chaos systems
CN102385659A (en) * 2011-12-13 2012-03-21 滨州学院 Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit
CN202218241U (en) * 2011-09-27 2012-05-09 滨州学院 Four-dimensional chaotic circuit with larger separating index
CN102497263A (en) * 2011-11-18 2012-06-13 滨州学院 Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit
CN102694643A (en) * 2012-04-27 2012-09-26 广东第二师范学院 Composite chaotic signal generator

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0156454B1 (en) * 1995-12-08 1998-11-16 정호선 Voice-control comm. system using rolentz-chaos generating circuit
CN102904709B (en) * 2012-09-27 2014-12-24 国家电网公司 Method for automatically switching four Chen type system based fractional order chaotic systems and analog circuit
CN102932133B (en) * 2012-09-27 2015-02-04 滨州学院 Method for fractional-order four-system automatic switching chaotic system based on Liu type system, and simulation circuit
CN102904708B (en) * 2012-09-27 2014-09-10 滨州学院 Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit
CN102916802B (en) * 2012-09-27 2014-12-17 滨州学院 Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit
CN202818324U (en) * 2012-10-08 2013-03-20 滨州学院 Fractional order four-system automatic switching analog circuit for Liu-type systems
CN202818325U (en) * 2012-10-08 2013-03-20 滨州学院 Fractional order four-system automatic switching analog circuit for Lorenz-type systems
CN202841154U (en) * 2012-10-08 2013-03-27 滨州学院 Artificial circuit achieving automatic switchover of four systems of Lu type system fractional order
CN202818326U (en) * 2012-10-08 2013-03-20 滨州学院 Fractional order four-system automatic switching analog circuit for Chen-type systems

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101179375A (en) * 2006-11-12 2008-05-14 黑龙江大学 Chaos algorithm based network data encryption card
CN201726386U (en) * 2010-07-21 2011-01-26 滨州学院 Hyperchaos/chaos system universal analog circuit
CN101931526A (en) * 2010-08-23 2010-12-29 滨州学院 Method for implementing automatically switched chaotic system and analogue circuit
CN202043091U (en) * 2011-04-19 2011-11-16 滨州学院 Artificial circuit capable of realizing automatic switching of chaos systems
CN202218241U (en) * 2011-09-27 2012-05-09 滨州学院 Four-dimensional chaotic circuit with larger separating index
CN102497263A (en) * 2011-11-18 2012-06-13 滨州学院 Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit
CN102385659A (en) * 2011-12-13 2012-03-21 滨州学院 Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit
CN102694643A (en) * 2012-04-27 2012-09-26 广东第二师范学院 Composite chaotic signal generator

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
一组切换混沌系统的设计与电路实现;满峰泉等;《四川兵工学报》;20091231;第30卷(第12期);第45-48页 *
四维切换超混沌系统;刘扬正等;《物理学报》;20070930;第56卷(第9期);第5131-5135页 *

Also Published As

Publication number Publication date
WO2014048053A1 (en) 2014-04-03
CN102916802A (en) 2013-02-06

Similar Documents

Publication Publication Date Title
CN102916802B (en) Fractional-order automatic switching chaotic system method for four Lorenz type systems and analog circuit
CN102904709B (en) Method for automatically switching four Chen type system based fractional order chaotic systems and analog circuit
CN102932133B (en) Method for fractional-order four-system automatic switching chaotic system based on Liu type system, and simulation circuit
CN102904708B (en) Method for automatically switching fractional-order chaotic system by four systems based on Lu-type system and analog circuit
CN102957531B (en) Method for realizing automatic switching of seven Lorenz type chaotic systems and analog circuit
CN103368723B (en) Fractional order four-system automatic switching chaotic system method and analog circuit
CN102497263B (en) Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit
CN102970128B (en) Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit
CN102385659B (en) Method for realizing fractional-order three-system automatic-switchover chaotic system and analog circuit
CN202818326U (en) Fractional order four-system automatic switching analog circuit for Chen-type systems
CN202818324U (en) Fractional order four-system automatic switching analog circuit for Liu-type systems
CN202475442U (en) Circuit for realizing integral order and fractional order automatic switching chaotic system
CN101931526B (en) Method for implementing automatically switched chaotic system and analogue circuit
CN105490801B (en) Four-dimensional fractional order chaotic system circuit containing memristor
CN202841154U (en) Artificial circuit achieving automatic switchover of four systems of Lu type system fractional order
CN202818325U (en) Fractional order four-system automatic switching analog circuit for Lorenz-type systems
Weng et al. On quadratic almost perfect nonlinear functions and their related algebraic object
CN103532700A (en) Communication message encryption and decryption model of electricity consumption information collecting system
CN105610572A (en) Variable different Lorenz type hyperchaos system circuit convenient in ultimate boundary estimation
CN202043091U (en) Artificial circuit capable of realizing automatic switching of chaos systems
CN103780374B (en) Chen chaotic system switching method and circuit containing x&lt;2&gt; with different fractional orders
CN105550972A (en) Image encryption method for high dimension digital domain chaotic system
CN103532696A (en) Jerk circuit capable of producing double-scroll chaotic attractor
CN102339540A (en) Chaotic secure communication experiment demonstrating device
CN204258826U (en) A kind of quadravalence Jerk circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: STATE GRID ZHEJIANG YONGKANG POWER SUPPLY COMPANY

Free format text: FORMER OWNER: BINZHOU COLLEGE

Effective date: 20141218

C41 Transfer of patent application or patent right or utility model
C53 Correction of patent for invention or patent application
CB03 Change of inventor or designer information

Inventor after: Yang Lufeng

Inventor after: Yuan Jianguo

Inventor after: Ying Jun

Inventor after: Wang Sheng

Inventor after: Xu Ruihua

Inventor before: Wang Zhonglin

Inventor before: Hu Bo

Inventor before: Liu Zezhuan

COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 256603 BINZHOU, SHANDONG PROVINCE TO: 321301 JINHUA, ZHEJIANG PROVINCE

Free format text: CORRECT: INVENTOR; FROM: WANG ZHONGLIN HU BO LIU ZEZHUAN TO: YANG LUFENG YUAN JIANGUO YING JUN WANGSHENG XU RUIHUA

TR01 Transfer of patent right

Effective date of registration: 20141218

Address after: 321301, No. 796 North East Road, Yongkang City, Zhejiang, Jinhua

Patentee after: Net Yongkang City, Zhejiang electric company of state

Address before: 256603 the Yellow River Road, Shandong, No. five, No. 391, Binzhou

Patentee before: Binzhou College