CN102841808A - Computer system and method for improving efficiency of computer system - Google Patents

Computer system and method for improving efficiency of computer system Download PDF

Info

Publication number
CN102841808A
CN102841808A CN2011101674648A CN201110167464A CN102841808A CN 102841808 A CN102841808 A CN 102841808A CN 2011101674648 A CN2011101674648 A CN 2011101674648A CN 201110167464 A CN201110167464 A CN 201110167464A CN 102841808 A CN102841808 A CN 102841808A
Authority
CN
China
Prior art keywords
core
setting
computer system
processing unit
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011101674648A
Other languages
Chinese (zh)
Other versions
CN102841808B (en
Inventor
黄顺治
张志隆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Giga Byte Technology Co Ltd
Original Assignee
Giga Byte Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Giga Byte Technology Co Ltd filed Critical Giga Byte Technology Co Ltd
Priority to CN201110167464.8A priority Critical patent/CN102841808B/en
Publication of CN102841808A publication Critical patent/CN102841808A/en
Application granted granted Critical
Publication of CN102841808B publication Critical patent/CN102841808B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Multi Processors (AREA)

Abstract

The invention provides a computer system and a method for improving efficiency of computer system. The method is applicable to a multi-core processing unit. The method comprises the following steps of: detecting working states of a plurality of cores of a multi-core processing unit wafer through a detection unit, transmitting the working states of the cores to a management unit, and setting the number of the cores to be closed through the management unit, and then transmitting a setting instruction to the multi-core processing unit through the management unit, and closing the first group of cores under idle states.

Description

The enhancing efficiency method and the computer system thereof of computer system
[technical field]
The present invention is about a kind of method and system of managing multinuclear heart processing unit, particularly a kind of enhancing efficiency method and computer system thereof that is used for computer system.
[background technology]
Desktop computer and other data processing systems all comprise CPU (CPU) usually; In order to carry out arithmetical operation, logical operation, control function and other Data Processing; And be directed against present many computer applications is that processor is intensive; For example three-dimensional (3D) scene is drawn, in three-dimensional (3D) image processing, because the combination of describing all to comprise hundreds of or thousands of pels of each image object represents, for reaching image instantaneity and integrality; With pel definition, location, pinup picture, painted, drawing, its calculated amount can be out of the processing power of CPU (CPU) in must at the appointed time limiting.
For reducing the load of CPU (CPU); And lifting processing speed; The specific function processing unit is used to the data that auxiliary centre processing unit (CPU) is handled comparatively complicated and instantaneity; The characteristics of specific function processing unit are to have a plurality of cores (Cores), can import information simultaneously and carry out calculation process, and for example GPU (GPU) imports the pel information simultaneously and gets into a plurality of cores and carry out computing; The demand that can meet instantaneity and integrality; Therefore this type of multinuclear heart processing unit begins to be applied in the personal computer system, and the CPU (CPU) that adopts unitary core to handle originally also begins to develop the framework of the multinuclear heart in recent years, uses to promote processing speed and operation efficiency.
The usefulness of multinuclear heart processing unit depends on frequency of operation; The frequency of operation of whole multinuclear heart processing unit is then got minimum frequency of operation value as a whole for the trouble free service frequency of the whole cores of detecting; Therefore just by and large; The core executable frequency of operation of multinuclear heart processing unit on it all is higher than the frequency of operation of arrangement, but because the restriction of chip management system, multinuclear heart processing unit can't promote and be higher frequency of operation.
In addition, in most applications were carried out, the demand that information is handled was so not huge, so the core on the part multinuclear heart processing unit is to be in idle state, did not carry out computing, was unfortunate very.
[summary of the invention]
In view of above problem; The invention reside in provides the enhancing efficiency of computer system method and computer system thereof, uses to solve and commonly uses multinuclear heart processing unit and can't promote the problem that often is in idle state for the core on higher frequency of operation and the part multinuclear heart processing unit.
The enhancing efficiency method that the present invention discloses computer system sees through the operating state that a detecting unit is detected a plurality of cores (Cores) on the multinuclear heart processing unit wafer; And convert a state signal into and be sent to administrative unit; Then set these core amounts of desiring to close, and convert a setting signal into administrative unit.Administrative unit transmits setting signal core processing unit wafer at the most, closes the one first group of core that is idle state.
The computer system that the present invention discloses comprises a multinuclear heart processing unit, a detecting unit and an administrative unit, and wherein detecting unit and multinuclear heart processing unit electrically connect, and administrative unit electrically connects multinuclear heart processing unit and detecting unit.The duty of a plurality of cores of detecting unit detecting multinuclear heart processing unit, and convert a state signal into and be sent to administrative unit.Administrative unit is set the core amounts desire to close according to the state signal, and converts a setting signal into and be sent to multinuclear heart processing unit, to close one first group of core that duty is an idle state.
Effect of the present invention is; Seeing through the detecting mode closes the core that is idle state of multinuclear heart processing unit; Improving the frequency of operation of multinuclear heart processing unit wafer, and then promote the overall operation usefulness of computer system, reach the purpose of optimized performance.
About characteristic of the present invention, the real work and effect, cooperate the graphic most preferred embodiment of doing to specify as follows now.
[description of drawings]
Fig. 1 is the synoptic diagram of computer system of the present invention.
Fig. 2 is according to method implementation step process flow diagram of the present invention.
The flow chart of steps that Fig. 3 detects for detecting unit of the present invention.
Fig. 4 sets the process flow diagram of closing kernel instruction for administrative unit of the present invention.
Fig. 5 is for closing the synoptic diagram of idle core according to setting command according to multinuclear heart processing unit of the present invention.
[embodiment]
Fig. 1 is the synoptic diagram according to computer system of the present invention, and native system 1 has at least one multinuclear heart processing unit 10, one detecting units 20 and an administrative unit 30, and detecting unit 20 electrically connects multinuclear heart processing unit 10.In addition, administrative unit 30 electrically connects with multinuclear heart processing unit 10 and detecting unit 20 respectively, and administrative unit 30 comprises one and shows a module 301 and a setting module 302.
Fig. 2 is according to method implementation step process flow diagram of the present invention, and at first, native system 1 sees through the duty of a plurality of cores on the detecting unit 20 detecting multinuclear heart processing units 10, and its detecting flow process please cooperates the contained steps flow chart of Fig. 3 simultaneously.
Detecting unit 20 judges at first on multinuclear heart processing unit 10 whether a plurality of cores have one first group of core 101 for idle state and one second group of core is arranged is operating state; As for not; Then wait a cycling time, for example 5 seconds, detect again; So be familiar with this operator, can corresponding adjustment be worth cycling time according to the actual design demand; As for being, then detecting unit 20 calculates the overall operation frequency of present multinuclear heart processing unit 10, and first group of core 101 on detecting multinuclear heart processing unit 10 wafers, and the number of second group of core and numbering.Detecting unit 20 will be detected the result and convert a state signal to, and be sent to administrative unit 30.
Demonstration module 301 in the administrative unit 30 receives the state signal that detecting units 20 are transmitted, and the corresponding first group of core that shows multinuclear heart processing unit 10 cores 101, second group of kernel state and numbering.Set module 302 and comprise two kinds of setting patterns, the first setting pattern and the second setting pattern are set module 302 and can be operated any setting pattern separately, or provide user's setting pattern of selecting to set, not as limit.
Please close the steps flow chart of kernel instruction simultaneously with reference to the setting of figure 4; The demonstration module 301 of user in administrative unit 30 obtains the information of detecting; And see through the instruction that core is closed in 302 settings of setting module, setting module 302 provides two kinds to set model selections: the first setting pattern and the second setting pattern.
The first setting pattern is: the user can select core number and the numbering desiring to close, and produce one close core instruction; The second setting pattern is: the user sets a preset frequency of operation, calculates and desires to reach the core number that this frequency of operation institute must close by setting module 302, is closed the instruction of core by administrative unit 30 generations.Administrative unit 30 produces the instruction of closing a core, converts a setting signal to, and is sent to multinuclear heart processing unit 10, and multinuclear heart processing unit 10 is closed corresponding duty according to setting signal and is first group of idle core 101.
Fig. 5 is for closing the synoptic diagram of duty for first group of idle core according to multinuclear heart processing unit of the present invention according to setting command.When multinuclear heart processing unit 10 is closed the work clothes attitude for idle first group of core 101; Because of the frequency of operation of whole multinuclear heart processing unit 10 is got minimum frequency of operation value as a whole for the trouble free service frequency of the whole cores of detecting; When the core number of opening reduces; Multinuclear heart processing unit wafer can be detected new trouble free service frequency values frequency of operation value as a whole again, so the frequency of operation value of multinuclear heart processing unit 10 will improve, and and then promotes usefulness.
Though embodiments of the invention disclose as stated; So be not in order to limit the present invention; Anyly have the knack of related art techniques person; Do not breaking away from the spirit and scope of the present invention, such as according to the described shape of application range of the present invention, structure, characteristic and quantity when can doing a little change, therefore scope of patent protection of the present invention must be looked the appended claim person of defining of this instructions and is as the criterion.

Claims (10)

1. the enhancing efficiency method of a computer system is characterized in that, may further comprise the steps:
Detect the duty of a plurality of cores of a multinuclear heart processing unit with a detecting unit, and convert a state signal into;
This detecting unit transmits this state signal to an administrative unit;
Set these core amounts of desiring to close with this administrative unit, and convert a setting signal into; And
This administrative unit transmits this setting signal to this multinuclear heart processing unit, and closes that this duty is one first group of core of an idle state in these cores.
2. the enhancing efficiency method of computer system according to claim 1 is characterized in that, wherein detects the step of duty of these cores of this multinuclear heart processing unit, more comprises:
This detecting unit judges that one second group of core of these cores is an operating state, and judges that this first group of core of these cores is this idle state;
This detecting unit calculates a frequency of operation value of these cores; And
This first group of core of this this multinuclear heart processing unit of detecting unit detecting and the quantity and the numbering of this second group of core.
3. the enhancing efficiency method of computer system according to claim 2 is characterized in that, the step that wherein transmits this state signal to this administrative unit more comprises:
This first group of core of this this multinuclear heart processing unit of detecting unit transmission and quantity, numbering and this frequency of operation of this second group of core are to this administrative unit.
4. the enhancing efficiency method of computer system according to claim 1 is characterized in that, the step of wherein setting these core amounts of desiring to close with this administrative unit more comprises:
Set module with one and optionally close this first group of core.
5. the enhancing efficiency method of computer system according to claim 4 is characterized in that, the step of wherein setting these core amounts of desiring to close with this administrative unit more comprises:
Set the preset frequency of operation that module is set this multinuclear heart processing unit with this;
This administrative unit is calculated these core amounts of desiring to close; And
Optionally close this first group of core with this setting module.
6. a computer system is characterized in that, includes:
One multinuclear heart processing unit comprises a plurality of cores;
One detecting unit electrically connects this multinuclear heart processing unit, the duty of these these cores of detecting unit detecting, and convert a state signal into; And
One administrative unit electrically connects this multinuclear heart processing unit and this detecting unit, and this administrative unit receives this state signal, and sets these core amounts of desiring to close according to this state signal, and converts a setting signal into;
Wherein, this administrative unit transmits this setting signal to this multinuclear heart processing unit, to close at least one this core that this duty is an idle state.
7. computer system according to claim 6 is characterized in that, wherein this administrative unit comprises:
One shows module, this state signal of reception, and should show a corresponding operating state, this idle state and the numbering that shows these cores of module; And
One sets module, optionally closes at least one this core that is this idle state.
8. computer system according to claim 7 is characterized in that, wherein this setting module more comprises:
One first setting pattern in order to this core numbering that is this idle state of selecting to desire to close, and converts this setting signal into.
9. computer system according to claim 7 is characterized in that, wherein this setting module more comprises:
One second setting pattern, in order to set a preset frequency of operation, this second setting pattern is according to should preset frequency of operation calculating required core amounts of closing and convert this setting signal into.
10. computer system according to claim 7 is characterized in that, wherein this setting module more comprises:
One first setting pattern in order to this core numbering that is this idle state of selecting to desire to close, and converts this setting signal into; And
One second setting pattern, in order to set a preset frequency of operation, this second setting pattern receives a setting value, according to should preset frequency of operation calculating required core amounts of closing and convert this setting signal into.
CN201110167464.8A 2011-06-21 2011-06-21 The enhancing efficiency method and its computer system of computer system Active CN102841808B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110167464.8A CN102841808B (en) 2011-06-21 2011-06-21 The enhancing efficiency method and its computer system of computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110167464.8A CN102841808B (en) 2011-06-21 2011-06-21 The enhancing efficiency method and its computer system of computer system

Publications (2)

Publication Number Publication Date
CN102841808A true CN102841808A (en) 2012-12-26
CN102841808B CN102841808B (en) 2017-12-08

Family

ID=47369208

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110167464.8A Active CN102841808B (en) 2011-06-21 2011-06-21 The enhancing efficiency method and its computer system of computer system

Country Status (1)

Country Link
CN (1) CN102841808B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105068871A (en) * 2015-07-28 2015-11-18 深圳市万普拉斯科技有限公司 Method and apparatus for controlling operation resources
CN105718318A (en) * 2016-01-27 2016-06-29 上海戴西实业有限公司 Assembly type scheduling optimization method based on auxiliary engineering design software

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1515974A (en) * 2003-01-07 2004-07-28 纬创资通股份有限公司 Computer system capable of switching working frequency and its switching method
CN1641534A (en) * 2004-01-13 2005-07-20 Lg电子株式会社 Apparatus for controlling power of processor having a plurality of cores and control method of the same
CN101111814A (en) * 2004-12-30 2008-01-23 英特尔公司 Operating point management in multi-core architectures
CN101379453A (en) * 2006-03-07 2009-03-04 英特尔公司 Method and apparatus for using dynamic workload characteristics to control CPU frequency and voltage scaling
CN101436098A (en) * 2008-12-24 2009-05-20 华为技术有限公司 Method and apparatus for reducing power consumption of multiple-core symmetrical multiprocessing system
CN101751113A (en) * 2008-10-17 2010-06-23 环旭电子股份有限公司 Energy-saving management system and method of server
CN102096461A (en) * 2011-01-13 2011-06-15 浙江大学 Energy-saving method of cloud data center based on virtual machine migration and load perception integration

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1515974A (en) * 2003-01-07 2004-07-28 纬创资通股份有限公司 Computer system capable of switching working frequency and its switching method
CN1641534A (en) * 2004-01-13 2005-07-20 Lg电子株式会社 Apparatus for controlling power of processor having a plurality of cores and control method of the same
CN101111814A (en) * 2004-12-30 2008-01-23 英特尔公司 Operating point management in multi-core architectures
CN101379453A (en) * 2006-03-07 2009-03-04 英特尔公司 Method and apparatus for using dynamic workload characteristics to control CPU frequency and voltage scaling
CN101751113A (en) * 2008-10-17 2010-06-23 环旭电子股份有限公司 Energy-saving management system and method of server
CN101436098A (en) * 2008-12-24 2009-05-20 华为技术有限公司 Method and apparatus for reducing power consumption of multiple-core symmetrical multiprocessing system
CN102096461A (en) * 2011-01-13 2011-06-15 浙江大学 Energy-saving method of cloud data center based on virtual machine migration and load perception integration

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105068871A (en) * 2015-07-28 2015-11-18 深圳市万普拉斯科技有限公司 Method and apparatus for controlling operation resources
CN105068871B (en) * 2015-07-28 2018-12-21 深圳市万普拉斯科技有限公司 The control method and device of calculation resources
US10621011B2 (en) 2015-07-28 2020-04-14 Oneplus Technology (Shenzhen) Co., Ltd. Method and apparatus for controlling operation resources, and computer storage medium
CN105718318A (en) * 2016-01-27 2016-06-29 上海戴西实业有限公司 Assembly type scheduling optimization method based on auxiliary engineering design software
CN105718318B (en) * 2016-01-27 2019-12-13 戴西(上海)软件有限公司 Integrated scheduling optimization method based on auxiliary engineering design software

Also Published As

Publication number Publication date
CN102841808B (en) 2017-12-08

Similar Documents

Publication Publication Date Title
JP6949266B2 (en) Target 3D detection and smart operation control methods, devices, media and equipment
US10269160B2 (en) Method and apparatus for processing image
CN102650950B (en) Platform architecture supporting multi-GPU (Graphics Processing Unit) virtualization and work method of platform architecture
CN108205680B (en) Image feature extraction integrated circuit, method and terminal
CN110023906A (en) A kind of method and device compressed and decompress memory shared by processor
CN112686379B (en) Integrated circuit device, electronic apparatus, board and computing method
CN103902244A (en) Method and system for displaying picture
CN115147265A (en) Virtual image generation method and device, electronic equipment and storage medium
CN102137162B (en) CAD (Computer Aided Design) integrated system based on mode of software used as service
CN105242954A (en) Mapping method between virtual CPUs (Central Processing Unit) and physical CPUs, and electronic equipment
CN102841808A (en) Computer system and method for improving efficiency of computer system
CN114419229A (en) Image rendering method and device, computer equipment and storage medium
CN112799598B (en) Data processing method, processor and electronic equipment
CN110149371A (en) Equipment connection method, device and terminal device
CN113469337B (en) Compiling method for optimizing neural network model and related products thereof
CN115731273A (en) Pose graph optimization method and device, electronic equipment and storage medium
CN115269145A (en) High-energy-efficiency heterogeneous multi-core scheduling method and device for offshore unmanned equipment
CN113870428A (en) Scene map generation method, related device and computer program product
CN104699520B (en) A kind of power-economizing method based on virtual machine (vm) migration scheduling
CN117519996B (en) Data processing method, device, equipment and storage medium
CN113312979B (en) Image processing method and device, electronic equipment, road side equipment and cloud control platform
CN117762588A (en) Method for scheduling Kernel in neural network and related products
CN111538559B (en) Virtual machine migration method and device, electronic equipment and storage medium thereof
US20230259245A1 (en) Method and apparatus for adjusting perspective of direction indicator, electronic device, and storage medium
EP4209964A1 (en) Method for processing three-dimensional data and device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant