CN102759982A - Control method of computer system in hybrid sleep mode - Google Patents
Control method of computer system in hybrid sleep mode Download PDFInfo
- Publication number
- CN102759982A CN102759982A CN2011101188616A CN201110118861A CN102759982A CN 102759982 A CN102759982 A CN 102759982A CN 2011101188616 A CN2011101188616 A CN 2011101188616A CN 201110118861 A CN201110118861 A CN 201110118861A CN 102759982 A CN102759982 A CN 102759982A
- Authority
- CN
- China
- Prior art keywords
- computer system
- sleep pattern
- mentioned
- control method
- mentioned computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Power Sources (AREA)
Abstract
The invention discloses a control method of a computer system in a hybrid sleep mode. The control method comprises the following steps: after a system parameter is stored in an internal memory and a hard disk of the computer system, causing the computer system to enter into a first sleep mode; judging whether the computer system is awaken in the predetermined first time in the first sleep mode; if so, awaking the computer system by utilizing the system parameter in the internal memory; otherwise, causing the computer system to enter into a second sleep mode; and judging whether the computer system is awaken in the second sleep mode; if so, awaking the computer system by utilizing the system parameter in the hard disk; otherwise, keeping the computer system in the second sleep mode.
Description
Technical field
The invention relates to the sleep pattern control method in a kind of computer system, and particularly relevant for the control method of a kind of computer system when mixing sleep pattern.
Background technology
As everyone knows, computer system has utilized sleep pattern to reach the purpose of saving the energy now.In other words, when the user did not use computer system for a long time, computer system can be advanced into sleep pattern certainly.And sleep pattern can be divided into S3 sleep pattern and S4 sleep pattern according to the degree of saving the energy.
Please with reference to Fig. 1, it is depicted as the synoptic diagram of computer system.Computer system 100 comprises: central processing unit 110, control chip group 120, internal memory 130, hard disk 140, embedded controller (embedded controller) 150, power switch 160, keyboard 170, flash memory 180.Wherein, comprise in the control chip group 120: north bridge chips 122 and South Bridge chip 126, and more comprise Memory Controller Hub (memory controller) 124 in the north bridge chips 122.
Basically the embedded controller 150 of computer system 100 control of can supplying power.That is to say, according to different sleep mode, can supply power control and electric power provided to electronic component partly of embedded controller 150.
Please with reference to Fig. 2, it is depicted as the power supply synoptic diagram of computer system when the S3 sleep pattern.Wherein, the shadow region is the zone of stopping power supply.When computer system 100 desires got into the S3 sleep pattern, embedded controller 150 can begin the entering flow process of S3 sleep pattern.At this moment, central processing unit 110 must be stored in all systematic parameters in the internal memory 130 earlier, and embedded controller 150 is recorded in the S3 sleep pattern in the flash memory 180.Afterwards, embedded controller 150 is promptly stopped power supply to central processing unit 110 and north bridge chips 122 partly.
Moreover when the S3 sleep pattern will be waken (resume) up, the user can push button or the power switch 160 on the keyboard 170.And embedded controller 150 can begin the flow process of waking up of S3 sleep pattern according to the S3 sleep pattern of flash memory 180 records.At this moment, embedded controller 150 can provide power supply to central processing unit 110 and north bridge chips 122 again.Afterwards, central processing unit 110 promptly utilizes the Memory Controller Hub 124 in the north bridge chips 122 to read the systematic parameter in the internal memory 130, and successfully wakes computer system 100 up.
Please with reference to Fig. 3, it is depicted as the power supply synoptic diagram of computer system when the S4 sleep pattern.Wherein, the shadow region is the zone of stopping power supply.When computer system 100 desires got into the S4 sleep pattern, embedded controller 150 can begin the entering flow process of S4 sleep pattern.At this moment, central processing unit 110 must be stored in all systematic parameters in the hard disk 140 earlier, and embedded controller 150 is recorded in the S4 sleep pattern in the flash memory 180.Afterwards, embedded controller 150 is promptly stopped power supply to central processing unit 110, north bridge chips 122, internal memory 130, South Bridge chip 126, hard disk 140, keyboard 170, embedded controller 150 and flash memory 180.Therefore, after getting into the S4 sleep pattern, the still power supply constantly of only remaining power switch 160.
Moreover when the S4 sleep pattern will be waken (resume) up, the user can pushing power switch 160, made embedded controller 150 and flash memory 180 obtain power supply.Then, embedded controller 150 can begin the flow process of waking up of S4 sleep pattern according to the S4 sleep pattern of flash memory 180 records.At this moment, embedded controller 150 can provide power supply to South Bridge chip 126, north bridge chips 122, hard disk 140, internal memory 130 again.At last, supply power to central processing unit 110, and central processing unit 110 utilizes promptly South Bridge chip 126 to read the systematic parameter in the hard disk 140, and successfully wake computer system 100 up.
Can know by above-mentioned explanation, when the S4 sleep pattern, the still power supply constantly of only remaining power switch, other electronic package is all stopped power supply, therefore tool power saving effect.
With the computer system is example, supposes that computer system 100 only utilizes powered battery.When computer system gets into the S3 sleep pattern, owing to also have many electronic components (for example South Bridge chip 126 and north bridge chips 122) also at the state of continued power, so the consumption that still can continue of the electric power of battery.
When embedded controller 150 monitors battery is when hanging down electric weight, to lose because of dead battery in order to prevent the systematic parameter in the internal memory 130.At this moment, embedded controller 150 can wake computer system 100 automatically up, and lets computer system 100 get into the S4 sleep pattern once more and systematic parameter is stored in the hard disk 140 to reduce the loss of electric energy.Yet computer system 100 is when carrying out above-mentioned action, and the user is also ignorant.If this moment, the user just perhaps drove in walking, then probably cause the infringement of hard disk and the loss of systematic parameter.
Summary of the invention
The present invention proposes the control method of a kind of computer system when mixing sleep pattern.The method makes computer system get into one first sleep pattern after comprising the following steps: to be stored in a systematic parameter in one internal memory and the hard disk; When first sleep pattern, judge whether computer system is waken up in a preset very first time; If utilize the systematic parameter in the internal memory to wake computer system up; And if not, computer system gets into one second sleep pattern; And, when second sleep pattern, judge whether computer system is waken up; If utilize the systematic parameter in the hard disk to wake computer system up; And if not, computer system maintains second sleep pattern.
Therefore, computer need not wait until that battery just switches to the S4 sleep pattern when being low electric weight, and so except solving the problem of power consumption when mixing sleep pattern, the stand-by time that more can prolong computer is reached purpose of energy saving.
For let above and other objects of the present invention, feature and advantage can be more obviously understandable, hereinafter is special lifts preferred embodiment, and cooperates appended graphicly, elaborates as follows.
Description of drawings
Shown in Figure 1 is the synoptic diagram of computer system.
Shown in Figure 2 is the power supply synoptic diagram of computer system when the S3 sleep pattern.
Shown in Figure 3 is the power supply synoptic diagram of computer system when the S4 sleep pattern.
Shown in Figure 4 is the power supply synoptic diagram of one embodiment of the invention computer system when mixing sleep pattern.
The control method process flow diagram that mixes sleep pattern for one embodiment of the invention shown in Figure 5.
Embodiment
When preventing that computer system from switching to the S4 sleep pattern by the S3 sleep pattern automatically, cause the loss of systematic parameter and the damage of hard disk, a kind of mixing sleep pattern (Hybrid sleep mode) is suggested.
Please with reference to Fig. 4, it is depicted as the power supply synoptic diagram of one embodiment of the invention computer system when mixing sleep pattern.Wherein, the shadow region is the zone of stopping power supply.Computer control option in operating system can select to mix sleep pattern.That is to say, when computer system gets into sleep pattern, can directly get into the mixing sleep pattern.
When computer system 200 receive energy-conservation instruction (for example the user import one force power saving sleep state instruction or through user after a while down under any instruction situation), make embedded controller 250 can begin to mix the entering flow process of sleep pattern.At this moment, central processing unit 210 must be earlier be stored in all systematic parameters in internal memory 230 and the hard disk 240 simultaneously, and embedded controller 250 will mix sleep pattern and be recorded in the flash memory 280.Afterwards, embedded controller 250 is promptly stopped power supply to central processing unit 210, north bridge chips 222, South Bridge chip 226, hard disk 240, just gets into to mix sleep pattern.Therefore, after getting into the mixing sleep pattern, will be left internal memory 230, embedded controller 250, flash memory 280, keyboard 270, still be powered constantly with power switch 160.
Moreover the user can push button or the power switch 260 on the keyboard 270, wakes the computer system 200 in mixing sleep pattern up.And embedded controller 250 can begin to mix the flow process of waking up of sleep pattern according to the mixing sleep pattern of flash memory 280 records.At this moment, embedded controller 250 can provide power supply to South Bridge chip 226, hard disk 240 and north bridge chips 122 again.Afterwards, after central processing unit 210 receives power supply, promptly utilize north bridge chips 222 to read the systematic parameter in the internal memory 230, and successfully wake computer system 200 up.
Waking up in the flow process of mixing sleep pattern; Only if the systematic parameter in the internal memory 230 is damaged or is lost; Central processing unit 210 just can read the systematic parameter in the hard disk 240, otherwise central processing unit 210 all is to utilize the systematic parameter that reads in the internal memory 230 to wake computer system 200 up.
And utilize the mixing sleep pattern can solve the problem that known hard disk can damage.With the notebook computer is example, supposes that computer system 200 only utilizes powered battery.When computer system 200 gets into when mixing sleep patterns, owing to also have many electronic components (for example internal memory 230 and embedded controller 250) also at the state of continued power, so the consumption that still can continue of the electric power of battery.
When embedded controller 250 monitors battery is when hanging down electric weight, and embedded controller 250 can switch to the S4 sleep pattern with mixing sleep pattern immediately, does not need to wake up once more computer system 200.So, can solve the problem that causes hard disk corruptions and systematic parameter to lose when known S3 sleep pattern switches to the S4 sleep pattern.
That is to say; When computer system 200 is directly switch into the S4 sleep pattern; Though the systematic parameter in the internal memory 230 will be lost; But still preserved another part systematic parameter in the hard disk 240, though therefore the only remaining power switch 260 of computer system computer 200 is powered constantly, computer system computer 200 still can successfully be waken up by the S4 sleep pattern.
Because it is just can switch to the S4 sleep pattern by mixing sleep pattern when hanging down electric weight that computer system 200 need detect battery, therefore still can cause the electric power of battery to continue loss inevitably.Therefore, the present invention more proposes to mix the control method of sleep pattern.
Please with reference to Fig. 5, it is depicted as the control method process flow diagram that one embodiment of the invention is mixed sleep pattern.The user can pass through setting, when letting computer system 200 get into sleep pattern, gets into and mixes sleep pattern, and can set a very first time, for example 10 minutes.
Therefore, when computer system 200 got into mixing sleep pattern (step S502), systematic parameter can be stored in internal memory 230 and the hard disk 240 simultaneously.Then, embedded controller 250 picks up counting and judges whether that the user wakes computer system 200 (step S504) up in the preset very first time.If then utilize the systematic parameter in the internal memory 230 to wake computer system 200 (step S506) up; If not, then after the very first time embedded controller 250 directly let computer system 200 get into S4 sleep patterns (step S508).Afterwards, judge whether the user calls out computer system 200 (step S510).If not, then continue to maintain the S4 sleep pattern; If then utilize the systematic parameter in the hard disk 240 to wake computer system 200 (step S512) up.
Can know that by control flow of the present invention embedded controller 250 can directly let computer system 200 get into the S4 sleep pattern after the very first time that the user presets.Therefore, computer system 200 need not wait until that battery just switches to the S4 sleep pattern when being low electric weight, so except solving the problem of power consumption when mixing sleep pattern, more can prolong the stand-by time of computer system 200, reaches purpose of energy saving.
Though the embodiment of the invention is example with the notebook computer, can certainly apply to desktop computer or panel computer.Moreover the above-mentioned very first time can be set among the BIOS of computer system, perhaps utilizes an application module to let the user select.
In sum, the present invention discloses as above with preferred embodiment, and so it is not in order to limit the present invention; Anyly have the knack of this art; Do not breaking away from the spirit and scope of the present invention, when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking claims person of defining.
Claims (8)
1. the control method of a computer system when sleep pattern is characterized in that said method comprises the following steps:
Systematic parameter is stored in the internal memory and hard disk of above-mentioned computer system, makes above-mentioned computer system get into first sleep pattern;
When above-mentioned first sleep pattern, judge whether above-mentioned computer system is waken up in the preset very first time; If utilize the said system parameter in the above-mentioned internal memory to wake above-mentioned computer system up; If not, above-mentioned computer system gets into second sleep pattern; And
When above-mentioned second sleep pattern, judge whether above-mentioned computer system is waken up; If utilize the said system parameter in the above-mentioned hard disk to wake above-mentioned computer system up; If not, above-mentioned computer system maintains above-mentioned second sleep pattern.
2. control method according to claim 1 is characterized in that, wherein above-mentioned first sleep pattern is for mixing sleep pattern.
3. control method according to claim 2 is characterized in that, when wherein pushing button or the power switch of the keyboard in the above-mentioned computer system, above-mentioned computer system is waken up by above-mentioned mixing sleep pattern.
4. control method according to claim 1 is characterized in that, wherein above-mentioned second sleep pattern is the S4 sleep pattern.
5. control method according to claim 4 is characterized in that, when wherein pushing the power switch in the above-mentioned computer system, above-mentioned computer system is waken up by above-mentioned S4 sleep pattern.
6. control method according to claim 1 is characterized in that, wherein when above-mentioned second sleep pattern, the said system parameter in the above-mentioned internal memory can be lost.
7. control method according to claim 1 is characterized in that, the wherein above-mentioned very first time can be set among the BIOS of above-mentioned computer system, perhaps utilizes application module to set.
8. control method according to claim 1 is characterized in that, the embedded controller in the wherein above-mentioned computer system is used for calculating the above-mentioned very first time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101188616A CN102759982A (en) | 2011-04-27 | 2011-04-27 | Control method of computer system in hybrid sleep mode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101188616A CN102759982A (en) | 2011-04-27 | 2011-04-27 | Control method of computer system in hybrid sleep mode |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102759982A true CN102759982A (en) | 2012-10-31 |
Family
ID=47054456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011101188616A Pending CN102759982A (en) | 2011-04-27 | 2011-04-27 | Control method of computer system in hybrid sleep mode |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102759982A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1442772A (en) * | 2002-02-25 | 2003-09-17 | O2米克罗公司 | Power saving technique used on digital computer |
| CN1567138A (en) * | 2003-07-04 | 2005-01-19 | 纬创资通股份有限公司 | Waking method for standby mode and apparatus thereof |
| US20080082846A1 (en) * | 2006-09-29 | 2008-04-03 | Kabushiki Kaisha Toshiba | Information processing apparatus and its control method |
| US20080082845A1 (en) * | 2006-09-29 | 2008-04-03 | Kabushiki Kaisha Toshiba | Information processing apparatus and system state control method |
-
2011
- 2011-04-27 CN CN2011101188616A patent/CN102759982A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1442772A (en) * | 2002-02-25 | 2003-09-17 | O2米克罗公司 | Power saving technique used on digital computer |
| CN1567138A (en) * | 2003-07-04 | 2005-01-19 | 纬创资通股份有限公司 | Waking method for standby mode and apparatus thereof |
| US20080082846A1 (en) * | 2006-09-29 | 2008-04-03 | Kabushiki Kaisha Toshiba | Information processing apparatus and its control method |
| US20080082845A1 (en) * | 2006-09-29 | 2008-04-03 | Kabushiki Kaisha Toshiba | Information processing apparatus and system state control method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8924755B2 (en) | Connected standby sleep state | |
| EP2267575B1 (en) | Electronic device for reducing power consumption of computer motherboard and motherboard thereof | |
| CN102789304B (en) | Power management method and related device | |
| US8977880B2 (en) | Method for managing power supply of multi-core processor system involves powering off main and slave cores when master bus is in idle state | |
| CN110945456B (en) | Power-down mode for Universal Flash Storage (UFS) | |
| US9411402B2 (en) | Power control system and power control method | |
| CN102778943B (en) | Condition control method, device and portable terminal device | |
| US8539273B2 (en) | Electronic device for detecting a type of a charger device during a sleep mode | |
| TWI482012B (en) | Computer and waking method thereof | |
| CN103064799A (en) | Electronic system and method and apparatus for saving data thereof | |
| CN105487638B (en) | Electronic circuit system and its method for reducing power consumption | |
| US20150134990A1 (en) | Information processing apparatus, information processing method, and program | |
| KR102060431B1 (en) | Apparatus and method for managing power in multi-core system | |
| ES2933101T3 (en) | Computer power saving method and computer wake method | |
| CN102937829A (en) | Energy-saving management circuit | |
| TWI451239B (en) | Control method applied to computer system in hybrid sleep mode | |
| CN102759982A (en) | Control method of computer system in hybrid sleep mode | |
| CN103809727A (en) | Power-saving processing method and system for mobile terminal, and mobile terminal | |
| KR20120116190A (en) | Power management system and method for application layer | |
| CN115599447A (en) | Energy saving method, energy saving device, electronic device, and computer storage medium | |
| CN107590087B (en) | Electronic equipment and hard disk access method of electronic equipment | |
| TW201039129A (en) | Portable computer and charging method thereof | |
| US20130179714A1 (en) | Backup power supply circuit and method | |
| CN106325461B (en) | Information processing method and electronic equipment | |
| CN117641541A (en) | Multi-voltage domain low-power consumption management method based on double-core cooperation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20121031 |