CN102570989A - Operational amplifier - Google Patents

Operational amplifier Download PDF

Info

Publication number
CN102570989A
CN102570989A CN2010106053729A CN201010605372A CN102570989A CN 102570989 A CN102570989 A CN 102570989A CN 2010106053729 A CN2010106053729 A CN 2010106053729A CN 201010605372 A CN201010605372 A CN 201010605372A CN 102570989 A CN102570989 A CN 102570989A
Authority
CN
China
Prior art keywords
input
operational amplifier
pmos
nmos
feedback loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010106053729A
Other languages
Chinese (zh)
Other versions
CN102570989B (en
Inventor
李超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CSMC Technologies Corp
Original Assignee
CSMC Technologies Corp
Wuxi CSMC Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CSMC Technologies Corp, Wuxi CSMC Semiconductor Co Ltd filed Critical CSMC Technologies Corp
Priority to CN201010605372.9A priority Critical patent/CN102570989B/en
Publication of CN102570989A publication Critical patent/CN102570989A/en
Application granted granted Critical
Publication of CN102570989B publication Critical patent/CN102570989B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

The invention provides an operational amplifier. The operational amplifier is characterized by comprising an input structure, a feedback network, an output structure and a bias network, wherein the input structure comprises an NMOS (N-channel metal oxide semiconductor) input operational amplifying circuit and a PMOS (P-channel metal oxide semiconductor) input operational amplifying circuit; the feedback network comprises an NMOS feedback loop connected with the NMOS input operational amplifying circuit and a PMOS feedback loop connected with the PMOS input operational amplifying circuit; the NMOS feedback loop and the PMOS feedback loop are used for ensuring the current of transistors to depend on the input voltage and the input end resistance under the condition that the input voltage Vi is greater or smaller than the reference voltage Vref; the output structure is used for amplifying signals transmitted by the input structure; and the bias network is used for supplying power to the input structure, the output structure and the feedback network simultaneously. The operational amplifier has the following beneficial effects: the reference voltage is set and the operational amplifier feedback loops with high gains are adopted; the current in the transistors has unipolarity, so good linear transconductance can be obtained; and meanwhile, a large dynamic voltage input range (from the ground to the power voltage) is realized.

Description

Operational amplifier
[technical field]
The present invention relates to the IC design field, relate in particular to operational amplification circuit.
[background technology]
In semiconductor device, operational amplifier is widely used in amplifying the signal that will handle.In the uncensored patent application of Japan, its publication number is an example of having announced operational amplifier among the No.H6-326529 (United States Patent(USP) No. 5,311,145).Operational amplifier comprises input stage amplifier and output stage amplifier.Input stage amplifier is according to the input structure converted input signal and the amplification input signal of output stage amplifier.In addition, the transistorized no-load current of forming output stage amplifier is flow through in the input stage amplifier setting.Output stage amplifier is amplified in the signal that generates in the input stage amplifier and exports this signal.
Along with the reduction of MOS size, require to reduce supply voltage to guarantee that transistor is not damaged.But consider and almost remain unchanged transistorized threshold voltage (this mainly is the consideration from threshold value in the Digital Logical Circuits; Keep suitably big metal-oxide-semiconductor threshold value, help guaranteeing higher noise margin), be reduced to 1.5V so work as supply voltage; Even about 1V the time; So for guaranteeing certain gain, often adopt the cascade structure, but traditional cascode structure arithmetic amplifier has been difficult to operate as normal.The reduction of supply voltage has simultaneously caused the reduction of common mode input scope; For addressing this problem; Often be to adopt Rail-to-Rail (track to track) input structure to solve the input reference signal problem of smaller; But the technical problem of this kind track to track operational amplifier is the input mutual conductance meeting of circuit structure and changes along with the variation of input signal, bigger nonlinear wave occurs thereby cause importing mutual conductance.Though the Current Regulation technology can reduce the input mutual conductance with input voltage change non-linear, effect is ungood especially; Circuit structure is also comparatively complicated simultaneously, and power consumption is also higher.
In view of above drawback, but be necessary to provide a kind of operational amplification circuit of improvement to solve above-mentioned defective.
[summary of the invention]
The object of the present invention is to provide a kind of operational amplifier, solving because of the input mutual conductance meeting of the circuit structure variation along with input signal changes, thus the bigger nonlinear problem that causes.
The technical scheme that realizes said purpose is: a kind of operational amplification circuit, and it comprises:
Input structure, it comprises NMOS input discharge circuit and PMOS input discharge circuit;
Feedback network; It comprises NMOS feedback loop that is connected with NMOS input discharge circuit and the PMOS feedback loop that is connected with PMOS input discharge circuit; Said NMOS feedback loop and PMOS feedback loop be used for input voltage Vi greater than reference voltage Vref and the situation of input voltage Vi less than reference voltage Vref under, make transistorized electric current all depend on the size of input voltage and input pickup resistance;
Export structure, the signal that input structure is transmitted amplifies;
And biasing networks, simultaneously to input structure, export structure and feedback network power supply.
Alternatively; Said feedback network adopts reference voltage Vref and feedback loop is set; One-way by transistor current can be known; As input voltage Vi during greater than reference voltage Vref, said PMOS feedback loop makes the conducting of PMOS input discharge circuit, and said NMOS feedback loop ends NMOS input discharge circuit; As input voltage Vi during less than reference voltage Vref, said PMOS feedback loop ends PMOS input discharge circuit, and said NMOS feedback loop makes the conducting of NMOS input discharge circuit.
Alternatively, said NMOS input discharge circuit and PMOS input discharge circuit all are provided for miller-compensated RC series circuit.
Alternatively, the miller-compensated resistance R c value of said RC series circuit is greater than or equal to the transconductance value inverse of Cascade serial transistor.
Alternatively, the output current size of said operational amplifier is | (Vi-Vref)/R|, the transconductance value that obtains is 1/R.
Alternatively, said operational amplification circuit is monitored the output signal of export structure through said feedback network.
Alternatively, said NMOS input discharge circuit and PMOS input discharge circuit all adopt the cascade cascaded structure.
Alternatively, the voltage gain of said operational amplifier is the ratio of output impedance and said input pickup resistance.
Compared with prior art; The beneficial effect of above-mentioned operational amplifier is: the operational amplifier feedback loop that the present invention is provided with reference voltage and adopts high-gain; And the electric current in the transistor has one-way; Can obtain the favorable linearity mutual conductance, realize the voltage input dynamic range on big (from ground to the supply voltage) simultaneously.
[description of drawings]
Fig. 1 is a kind of execution mode sketch map of operational amplifier of the present invention;
Fig. 2 is a kind of embodiment circuit diagram of operational amplifier of the present invention;
Fig. 3 is a kind of circuit diagram of the comparator 201 in the operational amplifier shown in Figure 3;
Fig. 4 is the another kind of embodiment circuit diagram of operational amplifier of the present invention;
Fig. 5 is a kind of circuit diagram of the operational amplifier 103 in the operational amplifier shown in Figure 4.
[embodiment]
With reference to shown in Figure 1, a kind of execution mode of operational amplification circuit of the present invention comprises:
Input structure obtains signal and signal is transferred to export structure;
Export structure, the signal that input structure is transmitted amplifies;
Feedback network extracts the export structure amplifying signal and feeds back to input structure;
Biasing networks is simultaneously to input structure, export structure and feedback network power supply.
The operational amplification circuit of above-mentioned execution mode, through the output signal of feedback network to export structure, promptly the output end signal of whole operational amplifier is monitored.
Adopt the low pressure high gain operational amplifier to come that input is carried out current potential in the operational amplification circuit and clamp down on, and guarantee that the input input voltage value is a reference voltage Vref.Below through some practical circuit above-mentioned low pressure high gain operational amplifier is described further.
With reference to shown in Figure 2, it be a kind of embodiment of operational amplification circuit of the present invention, and its input is PMOS transistor P1, and when applied signal voltage during less than reference voltage Vref, input P1 does not have the electric current inflow, and then this input P1 does not participate in the amplification of signal; And when applied signal voltage during greater than reference voltage Vref; Then the inflow current size is (Vi-Vref)/R; Then in the scope of Vi>Vref, guaranteed the stability of input P1 equivalent transconductance, promptly importing mutual conductance will can not change along with the amplitude of input signal.
With reference to shown in Figure 3, it is the circuit structure of the low pressure high gain operational amplifier among a kind of embodiment of operational amplification circuit of the present invention, and this circuit structure is the two-stage calculation amplifier structure, and purpose is the gain that provides higher.Adopt NMOS as input stage in this circuit structure, the PMOS input is adopted in the second level subsequently, because of considering the stability of circuit, so in circuit structure, adopt RC to connect miller-compensated technology to eliminate the influence of right zero point to the stability of a system.Wherein miller-compensated resistance R c require value greater than or equate with the transconductance value of MP3 (or MP4) is reciprocal, thereby when eliminating right zero point, can introduce the phase margin of left zero point with increase operational amplifier structure.
For adapting to the power supply voltage of continuous reduction; Simultaneously for satisfying higher direct voltage gain; So in circuit structure, adopt the cascade cascaded structure to satisfy higher gain requirement usually, meanwhile, in circuit structure, adopt the frequency compensation technology to guarantee the stable of circuit structure.Said low pressure high gain operational amplifier comprises: PMOS pipe MP1~MP4 and NMOS pipe MN1~MN5, and wherein, NMOS pipe MN1, MN2 are as differential pipe difference receiving inputted signal Vi and reference signal Vref; NMOS pipe MN3 receives bias voltage Vb1.
With reference to shown in Figure 4; It is for the another kind of embodiment of operational amplification circuit of the present invention; Its input is nmos pass transistor N1, and when applied signal voltage during less than reference voltage Vref, the size of current that flows through input N1 is (Vref-Vi)/R; Guaranteed the stability of input N1 mutual conductance this moment equally, and promptly importing mutual conductance will can not change along with the amplitude of input signal; And when the voltage amplitude of input signal was higher than reference voltage Vref, the electric current that flows through among the input N1 was zero, and promptly input N1 does not participate in the amplification of signal.
With reference to shown in Figure 5, it is the circuit structure of the low pressure high gain operational amplifier among a kind of embodiment of operational amplification circuit of the present invention, and this circuit structure is the two-stage calculation amplifier structure, and purpose is the gain that provides higher.Adopt PMOS as input stage in this circuit structure, the NMOS input is adopted in the second level subsequently, because of considering the stability of circuit, so in circuit structure, adopt RC to connect miller-compensated technology to eliminate the influence of right zero point to the stability of a system.Wherein miller-compensated resistance R c require value greater than or and reciprocal equating of transconductance value of MN3 ' (or MN4 '), thereby when eliminating right zero point, can introduce phase margin at left side zero point with increase operational amplifier structure.
Said low pressure high gain operational amplifier comprises: PMOS pipe MP1 '~MP5 ' and NMOS pipe MN1~MN4, and wherein, PMOS pipe MP1 ', MP2 ' are as differential pipe difference receiving inputted signal Vi and reference signal Vref; PMOS pipe MP3 ' receives bias voltage Vb1.
This shows that circuit can form complementary input and output in whole signal excursion, and kept the stability of mutual conductance in the gamut simultaneously.Promptly in whole input signal amplitude scope, the output current size of operational amplifier structure is | (Vi-Vref)/R|, the input mutual conductance that obtains is 1/R, can guarantee to import the stability of mutual conductance.
In sum, the general structure of operational amplification circuit of the present invention adopts the operational amplifier feedback loop of reference voltage and high-gain, and the one-way of transistor current has determined the conducting state of pipe under input voltage and reference voltage different situations.And in whole input voltage range, the size of electric current only is decided by the size of input voltage and input series resistor, so this structure can obtain the favorable linearity mutual conductance, realizes the input dynamic range on big (from ground to the supply voltage) simultaneously.
Though the present invention discloses as above with preferred embodiment, the present invention is defined in this.Any those skilled in the art are not breaking away from the spirit and scope of the present invention, all can do various changes and modification, so protection scope of the present invention should be as the criterion with claim institute restricted portion.

Claims (8)

1. operational amplifier is characterized in that it comprises:
Input structure, it comprises NMOS input discharge circuit and PMOS input discharge circuit;
Feedback network; It comprises NMOS feedback loop that is connected with NMOS input discharge circuit and the PMOS feedback loop that is connected with PMOS input discharge circuit; Said NMOS feedback loop and PMOS feedback loop be used for input voltage Vi greater than reference voltage Vref and the situation of input voltage Vi less than reference voltage Vref under, make transistorized electric current all depend on the size of input voltage and input pickup resistance;
Export structure, the signal that input structure is transmitted amplifies;
And biasing networks, simultaneously to input structure, export structure and feedback network power supply.
2. operational amplifier as claimed in claim 1; It is characterized in that; Said feedback network adopts reference voltage Vref also feedback loop to be set, and can be known by the one-way of transistor current, as input voltage Vi during greater than reference voltage Vref; Said PMOS feedback loop makes the conducting of PMOS input discharge circuit, and said NMOS feedback loop ends NMOS input discharge circuit; As input voltage Vi during less than reference voltage Vref, said PMOS feedback loop ends PMOS input discharge circuit, and said NMOS feedback loop makes the conducting of NMOS input discharge circuit.
3. operational amplifier as claimed in claim 2 is characterized in that, said NMOS input discharge circuit and PMOS input discharge circuit all are provided for miller-compensated RC series circuit.
4. operational amplifier as claimed in claim 3 is characterized in that, the miller-compensated resistance R c value of said RC series circuit is greater than or equal to the transconductance value inverse of Cascade serial transistor.
5. like any described operational amplifier of claim 1-4, it is characterized in that the output current size of said operational amplifier is | (Vi-Vref)/R|, the transconductance value that obtains is 1/R.
6. operational amplifier as claimed in claim 5 is characterized in that, said operational amplification circuit is monitored the output signal of export structure through said feedback network.
7. operational amplifier as claimed in claim 6 is characterized in that, said NMOS input discharge circuit and PMOS input discharge circuit all adopt the cascade cascaded structure.
8. operational amplifier as claimed in claim 7 is characterized in that, the voltage gain of said operational amplifier is the ratio of output impedance and said input pickup resistance.
CN201010605372.9A 2010-12-27 2010-12-27 Operational amplification circuit Active CN102570989B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010605372.9A CN102570989B (en) 2010-12-27 2010-12-27 Operational amplification circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010605372.9A CN102570989B (en) 2010-12-27 2010-12-27 Operational amplification circuit

Publications (2)

Publication Number Publication Date
CN102570989A true CN102570989A (en) 2012-07-11
CN102570989B CN102570989B (en) 2016-08-10

Family

ID=46415588

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010605372.9A Active CN102570989B (en) 2010-12-27 2010-12-27 Operational amplification circuit

Country Status (1)

Country Link
CN (1) CN102570989B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103023440A (en) * 2012-12-20 2013-04-03 中国科学院微电子研究所 Circuit for improving linearity of power amplifier
CN105305971A (en) * 2015-11-03 2016-02-03 深圳先进技术研究院 Low-noise preamplifier circuit with reduced input capacitors
WO2021026860A1 (en) * 2019-08-15 2021-02-18 深圳市汇顶科技股份有限公司 Amplifier circuit, chip, and electronic apparatus
CN113346855A (en) * 2021-05-12 2021-09-03 上海磐启微电子有限公司 Large-signal linear amplification circuit implementation method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030080810A1 (en) * 2001-10-25 2003-05-01 Martin Reber Operational amplifier with chopped input transistor pair
CN1751433A (en) * 2003-02-13 2006-03-22 皇家飞利浦电子股份有限公司 Low voltage class AB transconductor circuits
CN101635560A (en) * 2009-08-26 2010-01-27 余浩 High-speed two-stage calculation amplifier

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030080810A1 (en) * 2001-10-25 2003-05-01 Martin Reber Operational amplifier with chopped input transistor pair
CN1751433A (en) * 2003-02-13 2006-03-22 皇家飞利浦电子股份有限公司 Low voltage class AB transconductor circuits
CN101635560A (en) * 2009-08-26 2010-01-27 余浩 High-speed two-stage calculation amplifier

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103023440A (en) * 2012-12-20 2013-04-03 中国科学院微电子研究所 Circuit for improving linearity of power amplifier
CN103023440B (en) * 2012-12-20 2015-10-07 中国科学院微电子研究所 A kind of circuit improving power amplifier linearity
CN105305971A (en) * 2015-11-03 2016-02-03 深圳先进技术研究院 Low-noise preamplifier circuit with reduced input capacitors
CN105305971B (en) * 2015-11-03 2019-04-26 深圳先进技术研究院 A kind of low noise preamplifier circuit reducing input capacitance
WO2021026860A1 (en) * 2019-08-15 2021-02-18 深圳市汇顶科技股份有限公司 Amplifier circuit, chip, and electronic apparatus
US11575357B2 (en) 2019-08-15 2023-02-07 Shenzhen GOODIX Technology Co., Ltd. Amplifier circuit, chip and electronic device
CN113346855A (en) * 2021-05-12 2021-09-03 上海磐启微电子有限公司 Large-signal linear amplification circuit implementation method
CN113346855B (en) * 2021-05-12 2023-10-10 上海磐启微电子有限公司 Large-signal linear amplifying circuit implementation method

Also Published As

Publication number Publication date
CN102570989B (en) 2016-08-10

Similar Documents

Publication Publication Date Title
US7586373B2 (en) Fully differential class AB amplifier and amplifying method using single-ended, two-stage amplifier
CN101123418A (en) Rail-to-rail class AB amplifier
CN109379064A (en) A kind of current comparator
CN110011627A (en) A kind of wide input range high cmrr operation transconductance amplifier
CN103023437A (en) Novel dynamic comparer capable of correcting offset voltage
CN111176358B (en) Low-power-consumption low-dropout linear voltage regulator
TWI477067B (en) Differential amplifier and controlling method for the same
CN102331809A (en) Current mirror circuit with grid leakage compensating function
CN103036516B (en) Low supply voltage high cmrr operational amplifier
CN111030610B (en) Full-differential operational amplifier circuit for eliminating DC offset voltage
CN209692711U (en) A kind of wide input range high cmrr operation transconductance amplifier
CN102570989A (en) Operational amplifier
CN101969297B (en) Continuous-time common-mode feedback circuit for fully-differential operational amplifier circuit
US7872531B1 (en) Amplifier bias techniques
CN108073218A (en) Operation amplifier circuit and band gap reference
US8717083B2 (en) Limiting amplifier and method thereof
WO2015199918A1 (en) Slew rate control boost circuits and methods
JP2019036839A (en) Transimpedance amplifier
WO2022116729A1 (en) Bandwidth adjustment circuit and bandwidth adjustment method for operational amplifier
CN103595352B (en) It is applied to the low distortion level displacement buffering circuit structure of voice amplifier input stage
CN201781460U (en) High-gain high-speed rail-to-rail input and output operational amplifier and biasing circuit
US9564857B2 (en) Low noise amplifier and chip
CN209462349U (en) A kind of Full differential operational amplifier circuit structure of High Linear precision
CN201781461U (en) High-gain class AB operational amplifier for quiescent current accuracy control
CN109347453A (en) A kind of Full differential operational amplifier circuit structure of High Linear precision

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: WUXI HUARUN SHANGHUA TECHNOLOGY CO., LTD.

Effective date: 20131216

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20131216

Address after: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Applicant after: Wuxi CSMC Semiconductor Co., Ltd.

Address before: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Applicant before: Wuxi CSMC Semiconductor Co., Ltd.

Applicant before: Wuxi Huarun Shanghua Technology Co., Ltd.

C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20171208

Address after: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Patentee after: Wuxi Huarun Shanghua Technology Co., Ltd.

Address before: 214028 Wuxi provincial high tech Industrial Development Zone, Hanjiang Road, No. 5, Jiangsu, China

Patentee before: Wuxi CSMC Semiconductor Co., Ltd.