CN102567034B - Driver management system - Google Patents
Driver management system Download PDFInfo
- Publication number
- CN102567034B CN102567034B CN201010589890.6A CN201010589890A CN102567034B CN 102567034 B CN102567034 B CN 102567034B CN 201010589890 A CN201010589890 A CN 201010589890A CN 102567034 B CN102567034 B CN 102567034B
- Authority
- CN
- China
- Prior art keywords
- board
- driver
- processor
- signal
- programmable logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Stored Programmes (AREA)
Abstract
The invention provides a driver management system, which relates to the field of computer application, and comprises a first memorizer, second memorizers, a processor and programmable logic devices, wherein the first memorizer is used for storing universal executive programs universal to all boards; the second memorizers are used for storing private executive programs only applicable to the corresponding boards; the processor is used for reading the universal executive programs from the first memorizer, executing the universal executive programs in each board, generating a corresponding device identifier for each board and transmitting loading signals, and is further used for receiving interface information and loading drivers according to the device identifiers and the interface information; and the programmable logic devices are used for receiving the loading signals transmitted by the processor, reading the private executive programs from the second memorizers according to the loading signals, executing the private executive programs in the corresponding boards, generating interface information for communication with the outside of the corresponding boards and transmitting the interface information to the processor.
Description
Technical field
The present invention relates to computer application field, relate in particular to a kind of driver management system.
Background technology
In the time of embedded behaviour's system driver of developing based on pci bus structure, common pattern of writing driving is for every kind of board driver that starts anew, to each driving to call and manage be separately by operating system control, this is all difficult to accomplish consistance from system architecture, code administration, debugging for a huge system.
Practical information content
The invention provides a kind of driver management system, can unify the driver of board in system to manage.
For solving the problems of the technologies described above, the invention provides following technical scheme:
A kind of driver management system, for managing the driver of board, comprise a first memory, a processor and with N piece board N programmable logic device (PLD) and N second memory one to one, board is connected with programmable logic device (PLD), programmable logic device (PLD) is connected with second memory, wherein:
Described first memory, stores the universal executive program general to all boards, and wherein said universal executive program comprises the code of scanning board, identification board type and access board;
Described second memory, stores the private executive routine that is only suitable for corresponding board, and wherein said private executive routine comprises initialization board and generates the code of board correspondence with foreign country information;
Described processor, is connected with described first memory and every board, reads described universal executive program, and carry out described universal executive program from described first memory in every board, for every board generates corresponding device identification, and sends load signal; Also receiving interface information is board load driver program according to described device identification and interface message;
Described programmable logic device (PLD), be connected with described processor, receive the load signal that described processor sends, according to described load signal from private executive routine described in described the second register read, and in this correspondence board, carry out this private executive routine, generate the described interface message of this correspondence board correspondence with foreign country and send to described processor;
Wherein N is integer and is more than or equal to 2.
Preferably, described system also comprises an input interface and a comparer, wherein:
Described input interface, receives the supervisory signal of the driver to board, and sends this supervisory signal, and described supervisory signal comprises the management information after management object and this management object are upgraded;
Described comparer, be connected with described input interface, a processor and N programmable logic device (PLD), receive the supervisory signal that described input interface sends, management object in this supervisory signal and described device identification are compared, in the time that this management object is described device identification, send the first consequential signal to described processor, in the time that this management object is described interface message, send the second consequential signal to the programmable logic device (PLD) connected with described corresponding board;
Wherein:
Described processor reads described universal executive program according to described the first consequential signal, utilizes this universal executive program that management information current this management object is updated to the management information in this supervisory signal;
Described programmable logic device (PLD) reads described private executive routine according to described the second consequential signal, utilizes this private executive routine that management information current this management object is updated to the management information in this supervisory signal.
Preferably, described system also comprises one the 3rd storer, wherein:
Described the 3rd storer, is connected with described processor, receives the corresponding relation signal that described processor sends, according to described corresponding relation signal, and the corresponding relation of the data structure of store driver and the call number of driver;
Described processor, for the driver of board arranges a call number, and read the driver of this board, utilize the driver of this board to generate the data structure that this driver is corresponding, set up the corresponding relation of the data structure of this driver and the call number of this driver, obtain described corresponding relation signal, send this corresponding relation signal to described the 3rd storer;
Wherein said processor, in the time that needs are managed driver, read the corresponding relation of the data structure of driver and the call number of driver from described the 3rd storer, according to the call number of this driver that need to manage, in corresponding relation, search the data structure of this driver, by the data structure finding is upgraded, the driver of board is managed.
Preferably, described processor is connected with N described programmable logic device (PLD).
Preferably, described comparer is connected with N described programmable logic device (PLD).
System embodiment provided by the invention, program to board management is divided into universal executive program and private execute file, processor, by being the loading that every board carries out driver for every board calls general execute file with private execute file corresponding to this board, has been realized the unified management to board in system.
Brief description of the drawings
Fig. 1 is the structural representation of a kind of driver management system embodiment provided by the invention;
Fig. 2 is another structural representation of system shown in Figure 1 embodiment;
Fig. 3 is the another structural representation of system shown in Figure 1 embodiment;
Embodiment
For making the object, technical solutions and advantages of the present invention clearer, the present invention is described in further detail below in conjunction with the accompanying drawings and the specific embodiments.
Fig. 1 is the structural representation of a kind of driver management system embodiment provided by the invention.System shown in Figure 1 embodiment is for managing the driving of board, comprise a first memory, a processor, and with N piece board N programmable logic device (PLD) and N second memory one to one, board is connected with programmable logic device (PLD), programmable logic device (PLD) is connected with second memory, wherein:
Described first memory, stores the universal executive program general to all boards, and wherein said universal executive program comprises the code of scanning board, identification board type and access board;
Described second memory, stores the private executive routine that is only suitable for corresponding board, and wherein said private executive routine comprises initialization board and generates the code of board correspondence with foreign country information;
Described processor, is connected with described first memory and every board, reads described universal executive program, and carry out described universal executive program from described first memory in every board, for every board generates corresponding device identification, and sends load signal; Also receiving interface information is board load driver program according to described device identification and interface message;
Described programmable logic device (PLD), be connected with described processor, receive the load signal that described processor sends, according to described load signal from private executive routine described in described the second register read, and in this correspondence board, carry out this private executive routine, generate the described interface message of this correspondence board correspondence with foreign country and send to described processor;
Wherein N is integer and is more than or equal to 2.
Below system embodiment provided by the invention is described further:
The Part Development that can be managed by same code between each board is become to general execute file, by general execute file, board is carried out to unified management again, be developed to respectively private execute file for part not identical between each board, realize by this general execute file and private execute file the repertoire that board administrative institute is needed, in board, carrying out general execute file and private execute file is board load driver program again, because universal executive program can unified management and call each board, so realized the unified management to board.Because general execute file is applicable to all boards, to have new board to add fashionable, only need staff to find the irrealizable function of general execute file, and correspondence is developed code, be increased in the second memory that this board is corresponding, and the second processor that configures this board can call, greatly reduce the cost of development of program.
The design of general execution journey of wherein said first memory storage and the apparatus characteristic of board are irrelevant, and the private executive routine of described second memory storage is relevant with the apparatus characteristic of board.Wherein:
The code that described universal executive program comprises can be used to each board to manage at least as follows:
For at least one assignment in memory address, IO address and the device name of board;
Manage and call interrupt function, communication queue, read operation, write operation and mutually exclusive operation.
Wherein mutually exclusive operation is to prevent that multi-user's synchronization from managing same board.
The code that described private executive routine comprises can be used to a board to manage at least as follows:
For the pointer assignment of the interrupt function of board;
Create the communication queue of board;
The function pointer of board write operation is described;
The function pointer of board read operation is described;
Initialization board;
Anti-initialization board.
Wherein those skilled in the art can adopt dependent compilation language development to go out to have the code of above-mentioned functions according to the function of board, repeat no more herein.
The programmable logic device (PLD) being connected with described the second register can read the private execute file in this second memory, and in coupled board, carries out this private executive routine.
It should be noted that, processor is connected with N programmable logic device (PLD) and can, by following two kinds of modes, comprises: be directly connected and be connected with programmable logic device (PLD) by board.
Fig. 2 is another structural representation of system shown in Figure 1 embodiment.System shown in Figure 2 embodiment also comprises an input interface and a comparer, wherein:
Described input interface, receives the supervisory signal of the driver to board, and sends this supervisory signal, and described supervisory signal comprises the management information after management object and the renewal of this management object in this Labcard driver program;
Described comparer, be connected with described input interface, a processor and N programmable logic device (PLD), receive the supervisory signal that described input interface sends, management object in this supervisory signal and described device identification are compared, in the time that this management object is described device identification, send the first consequential signal to described processor, in the time that this management object is described interface message, send the second consequential signal to the programmable logic device (PLD) connected with described corresponding board;
Wherein:
Described processor reads described universal executive program according to described the first consequential signal, utilizes this universal executive program that management information current this management object is updated to the management information in this supervisory signal;
Described programmable logic device (PLD) reads described private executive routine according to described the second consequential signal, utilizes this private executive routine that management information current this management object is updated to the management information in this supervisory signal.
It should be noted that, comparer is connected with N programmable logic device (PLD) and can, by following two kinds of modes, comprises: be directly connected and be connected with programmable logic device (PLD) with board by processor.
For instance, input interface receives a supervisory signal, and the management object in this supervisory signal is device name, and management information is for being revised as A; It is device identification that comparer is judged this device name, can send the first consequential signal by notification processor, and this first consequential signal instruction processorunit calls universal executive program supervisory signal is processed; Processor can read universal executive program, and utilizes this universal executive program that device name is revised as to A.
Fig. 3 is the another structural representation of system shown in Figure 1 embodiment.System shown in Figure 3 embodiment also comprises one the 3rd storer, wherein:
Described the 3rd storer, is connected with described processor, receives the corresponding relation signal that described processor sends, according to described corresponding relation signal, and the corresponding relation of the data structure of store driver and the call number of driver;
Described processor, for the driver of board arranges a call number, and read the driver of this board, utilize the driver of this board to generate the data structure that this driver is corresponding, set up the corresponding relation of the data structure of this driver and the call number of this driver, obtain described corresponding relation signal, send this corresponding relation signal to described the 3rd storer;
Wherein said processor, in the time that needs are managed driver, read the corresponding relation of the data structure of driver and the call number of driver from described the 3rd storer, according to the call number of this driver that need to manage, in corresponding relation, search the data structure of this driver, by the data structure finding is upgraded, the driver of board is managed.
Can carry out after unified management whole boards, by being the driver deployment call number of board, can be so that find the driver of each board, and manage separately.
The above; be only the specific embodiment of the present invention, but protection scope of the present invention is not limited to this, any be familiar with those skilled in the art the present invention disclose technical scope in; can expect easily changing or replacing, within all should being encompassed in protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection domain described in claim.
Claims (5)
1. a driver management system, for managing the driver of board, it is characterized in that, comprise a first memory, a processor and with N piece board N programmable logic device (PLD) and N second memory one to one, board is connected with programmable logic device (PLD), programmable logic device (PLD) is connected with second memory, wherein:
Described first memory, stores the universal executive program general to all boards, and wherein said universal executive program comprises the code of scanning board, identification board type and access board;
Described second memory, stores the private executive routine that is only suitable for corresponding board, and wherein said private executive routine comprises initialization board and generates the code of board correspondence with foreign country information;
Described processor, is connected with described first memory and every board, reads described universal executive program, and carry out described universal executive program from described first memory in every board, for every board generates corresponding device identification, and sends load signal; Also receiving interface information is board load driver program according to described device identification and interface message;
Described programmable logic device (PLD), be connected with described processor, receive the load signal that described processor sends, read described private executive routine according to described load signal from described second memory, and in this correspondence board, carry out this private executive routine, generate the described interface message of this correspondence board correspondence with foreign country and send to described processor;
Wherein N is integer and is more than or equal to 2.
2. system according to claim 1, is characterized in that, described system also comprises an input interface and a comparer, wherein:
Described input interface, receives the supervisory signal of the driver to board, and sends this supervisory signal, and described supervisory signal comprises the management information after management object and this management object are upgraded;
Described comparer, be connected with described input interface, a processor and N programmable logic device (PLD), receive the supervisory signal that described input interface sends, management object in this supervisory signal and described device identification are compared, in the time that this management object is described device identification, send the first consequential signal to described processor, in the time that this management object is described interface message, send the second consequential signal to the programmable logic device (PLD) connected with described corresponding board;
Wherein:
Described processor reads described universal executive program according to described the first consequential signal, utilizes this universal executive program that management information current this management object is updated to the management information in this supervisory signal;
Described programmable logic device (PLD) reads described private executive routine according to described the second consequential signal, utilizes this private executive routine that management information current this management object is updated to the management information in this supervisory signal.
3. system according to claim 1 and 2, is characterized in that, described system also comprises one the 3rd storer, wherein:
Described the 3rd storer, is connected with described processor, receives the corresponding relation signal that described processor sends, according to described corresponding relation signal, and the corresponding relation of the data structure of store driver and the call number of driver;
Described processor, for the driver of board arranges a call number, and read the driver of this board, utilize the driver of this board to generate the data structure that this driver is corresponding, set up the corresponding relation of the data structure of this driver and the call number of this driver, obtain described corresponding relation signal, send this corresponding relation signal to described the 3rd storer;
Wherein said processor, in the time that needs are managed driver, read the corresponding relation of the data structure of driver and the call number of driver from described the 3rd storer, according to the call number of this driver that need to manage, in corresponding relation, search the data structure of this driver, by the data structure finding is upgraded, the driver of board is managed.
4. system according to claim 1 and 2, is characterized in that, described processor is directly connected with N described programmable logic device (PLD).
5. system according to claim 2, is characterized in that, described comparer is directly connected with N described programmable logic device (PLD).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010589890.6A CN102567034B (en) | 2010-12-15 | 2010-12-15 | Driver management system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010589890.6A CN102567034B (en) | 2010-12-15 | 2010-12-15 | Driver management system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102567034A CN102567034A (en) | 2012-07-11 |
| CN102567034B true CN102567034B (en) | 2014-08-20 |
Family
ID=46412543
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010589890.6A Active CN102567034B (en) | 2010-12-15 | 2010-12-15 | Driver management system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102567034B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109541475A (en) * | 2018-12-18 | 2019-03-29 | 武汉精能电子技术有限公司 | The method that automatic identification is carried out to multiple functions module simultaneously |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101297286A (en) * | 2005-10-31 | 2008-10-29 | 微软公司 | Automated device driver management |
| CN101655801A (en) * | 2009-09-11 | 2010-02-24 | 华为技术有限公司 | Method and device for upgrading drive software |
| CN101753553A (en) * | 2008-12-08 | 2010-06-23 | 北京财富天湖科技有限公司 | Safety isolating and message switching system and method |
| CN101763906A (en) * | 2009-12-18 | 2010-06-30 | 中国航空无线电电子研究所 | Improved VXI bus multi-module carrier plate |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8826307B2 (en) * | 2008-04-18 | 2014-09-02 | Microsoft Corporation | Extensible private driver interface |
-
2010
- 2010-12-15 CN CN201010589890.6A patent/CN102567034B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101297286A (en) * | 2005-10-31 | 2008-10-29 | 微软公司 | Automated device driver management |
| CN101753553A (en) * | 2008-12-08 | 2010-06-23 | 北京财富天湖科技有限公司 | Safety isolating and message switching system and method |
| CN101655801A (en) * | 2009-09-11 | 2010-02-24 | 华为技术有限公司 | Method and device for upgrading drive software |
| CN101763906A (en) * | 2009-12-18 | 2010-06-30 | 中国航空无线电电子研究所 | Improved VXI bus multi-module carrier plate |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102567034A (en) | 2012-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101763279B (en) | BootLoader architectural design method | |
| CN100511156C (en) | Apparatus for compulsively terminating thread blocked on input/output operation and method for the same | |
| US9223559B2 (en) | Information processing apparatus, electronic control unit, information processing method, and program | |
| US20230168902A1 (en) | Bootstrapping Profile-Guided Compilation and Verification | |
| CN101770433B (en) | General driving method and general driving device | |
| CN114721719B (en) | Method and system for containerized deployment of heterogeneous applications in cluster | |
| CN112015522B (en) | System function expansion method, device and computer readable storage medium | |
| CN112000353A (en) | Application running method and device and storage medium | |
| CN111158743B (en) | Big data operation and maintenance management platform | |
| US20190087160A1 (en) | System and method for creating domain specific language | |
| CN102016802B (en) | Sharing operating system sub-processes across tasks | |
| CN110275706A (en) | Program publication and loading method, device, computer system and readable storage medium storing program for executing | |
| CN111857839B (en) | Linux-based PXI/PXIe bus device driving system | |
| CN102567034B (en) | Driver management system | |
| CN102331961A (en) | Method, system and dispatcher for simulating multiple processors in parallel | |
| CN109324838B (en) | Execution method and execution device of single chip microcomputer program and terminal | |
| US20050086665A1 (en) | Autonomous device driver | |
| CN106126211A (en) | A kind of MCU In-circuit programming system supporting debugging interface | |
| CN108153564B (en) | Interface management method, device and system and computer readable storage medium | |
| CN108563475A (en) | Operation method, device and the storage medium of application program | |
| CN108037964A (en) | A kind of method, storage medium and smart machine that resolution ratio is set | |
| CN104281443B (en) | Method for realizing code and data replacement by using TCM (trusted cryptography module) | |
| CN112559336A (en) | Method, device and system for adaptively debugging heterogeneous computing chip and mainboard chip | |
| CN108804236B (en) | AIDL file sharing method and system | |
| US20040216140A1 (en) | Method and system for accessing system operations through an interface layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |