CN102523113B - Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system - Google Patents
Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system Download PDFInfo
- Publication number
- CN102523113B CN102523113B CN201110420305.4A CN201110420305A CN102523113B CN 102523113 B CN102523113 B CN 102523113B CN 201110420305 A CN201110420305 A CN 201110420305A CN 102523113 B CN102523113 B CN 102523113B
- Authority
- CN
- China
- Prior art keywords
- chip
- mep
- message
- oam
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 64
- 239000002674 ointment Substances 0.000 claims description 13
- 238000012423 maintenance Methods 0.000 abstract description 5
- 230000008531 maintenance mechanism Effects 0.000 abstract description 2
- 238000005516 engineering process Methods 0.000 description 4
- 241000208340 Araliaceae Species 0.000 description 3
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 description 3
- 235000003140 Panax quinquefolius Nutrition 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 235000008434 ginseng Nutrition 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
Abstract
The invention provides a chip realization method for maintenance association end point (MEP) configuration on a cross-chip aggregated link in an operations, administration and maintenance mechanism (OAM) in an Ethernet network. The method comprises the following steps that: S1, an MEP is configured on an aggregated link; S2, a message enters a corresponding chip of switching equipment from a network port through the aggregated link; S3, an MEP look-up table is used to look up an ID of a destination chip for MEP information configuration as well as it is determined whether the destination chip is one that the message enters; S4, if so, after the message enters a forwarding processing module FWD of the chip, the message is sent to an OAM message processing engine, that is, an OAM engine, so that processing is carried out; and S5, if not, after the message enters the forwarding processing module FWD of the chip, the message is sent to the destination chip by an exchange mesh; and the forwarding processing module FWD of the destination chip sends the message to the OAM engine to carry out processing. Therefore, according to the invention, there is no influence on the MEP that is configured on the link when an aggregated link member is increased or deleted.
Description
Technical field
The present invention relates to network communication technology field, particularly relate in a kind of Ethernet OAM across the chip implementing method and the system that chip aggregated links configure MEP.
Background technology
OAM (Operations, Administration, and Maintenance) namely Operations, Administration and Maintenance mechanism applied for a long time in conventional telecommunications net, mainly improved the O&M level of networks by the means such as fault detect, alarm, location and isolation.OAM technology has obtained successful application in SDH and ATM, facts have proved that it can reduce operation expense effectively, effectively utilizes investment to greatest extent.Along with the opening of telecommunication control policy, the introducing of Telecom Competition and aggravation, OAM technology is subject to the unprecedented attention of industrial quarters (especially operator).The equipment that maintenance field forms at network is achieved in that maintenance field has border, its border is exactly port one by one, therefore, as long as it is just passable to configure an entity on boundary port, this entity is called maintaining end point (Maintenance association End Point or MEP).When all boundary ports are all configured with maintaining end point, the border in territory just determines, and the scope in territory also determines.
In prior art, in the chip of Ethernet OAM, realizing Ethernet OAM is all implementation based on single-chip, does not have a chip to be supported in the system application of multi-chip composition and supports to configure MEP across in chip link polymerization.
In view of this, be necessary to provide in a kind of Ethernet OAM across chip aggregated links configuring the chip implementing method of MEP and system to solve the problem.
Summary of the invention
The object of the present invention is to provide in a kind of Ethernet OAM across the chip implementing method and the system that chip aggregated links configure MEP.
Across chip implementing method chip aggregated links configuring MEP in a kind of Ethernet OAM of the present invention, described MEP is the maintaining end point that boundary port configures, and said method comprising the steps of:
S1, in aggregated links, configure MEP;
S2, message enter the chip of the correspondence of switch by aggregated links from a network port;
S3, found the object chip number of configuration MEP information by MEP look-up table, judge whether object chip is the chip that message enters;
S4, if so, enter chip at message forward process module FWD in message is sent to OAM message processing engine OAMEngine process;
S5, if not, enter at message in the forward process module FWD of chip and message is sent to object chip by switching net, in the forward process module FWD of object chip, message is sent to OAM message processing engine OAMEngine process.
As a further improvement on the present invention, described object chip is the master chip Master Chip that upper-layer user specifies, and the remaining chip in switch is from chip Salve Chip.
As a further improvement on the present invention, described master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine; Described from chip Salve Chip configuration MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP.
As a further improvement on the present invention, described MEP look-up table comprises object chip number destChipId and MEP index MEP index information.
As a further improvement on the present invention, described step S2 also comprises:
Calculate cryptographic Hash according to the MAC DA in message, MAC SA, VLAN ID, and determine according to the number of members of current aggregated links the network port receiving message.
As a further improvement on the present invention, in described step S4 or S5, " message is sent to OAM message processing engine OAMEngine process " is specially:
In OAM message processing engine OAMEngine, obtain MEP information according to MEP index, carry out the renewal of MEP information and state machine.
As a further improvement on the present invention, described message is CCM, LBM, LTM or other OAM message.
Correspondingly, a kind of system for realizing said method, described system comprises:
Switch, comprises some chips in described switch, is provided with the unit searched for MEP, the forward process module FWD be connected with same switching net and OAM message processing engine OAMEngine in chip;
Aggregated links, is made up of the network port of each chip, and described aggregated links is configured with MEP.
As a further improvement on the present invention, described switch comprises the master chip Master Chip that specified by upper-layer user and from chip Salve Chip.
As a further improvement on the present invention, described master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine; Described from chip Salve Chip configuration MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP.
The invention has the beneficial effects as follows: pass through to be separated MEP look-up table and MEP information table across the chip implementing method and system that chip aggregated links configure MEP in Ethernet OAM of the present invention, MEP look-up table is being configured from chip, master chip configures MEP information table, in MEP look-up table, increase object chip id simultaneously, can make to increase or delete aggregated links member to the MEP that link configures without any impact.
Accompanying drawing explanation
Fig. 1 be in an embodiment of the present invention in Ethernet OAM across chip implementing method flow chart chip aggregated links configuring MEP.
Fig. 2 is the schematic diagram of MEP look-up table and MEP information table in an embodiment of the present invention.
Fig. 3 is across schematic diagram chip aggregated links configuring MEP in an embodiment of the present invention.
Fig. 4 is across schematic diagram chip aggregated links configuring MEP reception Message processing in an embodiment of the present invention.
Embodiment
Describe the present invention below with reference to each execution mode shown in the drawings.But these execution modes do not limit the present invention, the structure that those of ordinary skill in the art makes according to these execution modes, method or conversion functionally are all included in protection scope of the present invention.
Ginseng to Figure 1 shows that in an embodiment of the present invention that it comprises the following steps across chip implementing method flow chart chip aggregated links configuring MEP in Ethernet OAM:
S1, in aggregated links, configure MEP.Switch comprises some chips, the network port composition of each chip in polymeric chain multi-layer switches;
S2, message are entered the chip of the correspondence of switch from a network port by aggregated links.The message of transmission is other OAM message such as CCM, LBM, LTM.Calculate cryptographic Hash according to the MAC DA in message, MAC SA, VLAN ID, and determine according to the number of members of current aggregated links the network port receiving message;
S3, found the object chip number of configuration MEP information by MEP look-up table, judge whether object chip is the chip that message enters.Object chip is the master chip Master Chip that upper-layer user specifies, and the remaining chip in switch is from chip Salve Chip.Wherein, shown in ginseng Fig. 2, master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine, configure MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP from chip Salve Chip.MEP look-up table comprises object chip number destChipId and MEP index MEP index information, is found the object chip number of configuration MEP information, and judge whether object chip is the chip that message enters by MEP look-up table;
S4, if so, enter chip at message forward process module FWD in message is sent to OAM message processing engine OAMEngine process.Processing procedure is specially: in OAM message processing engine OAMEngine, obtain MEP information according to MEP index, carry out the renewal of MEP information and state machine;
S5, if not, enter at message in the forward process module FWD of chip and message is sent to object chip by switching net, in the forward process module FWD of object chip, message is sent to OAM message processing engine OAMEngine process.Processing procedure is specially: in OAM message processing engine OAMEngine, obtain MEP information according to MEP index, carry out the renewal of MEP information and state machine.
Accordingly, realize system across chip chip aggregated links configuring MEP in a kind of Ethernet OAM, it comprises:
Switch, comprises some chips in described switch, is provided with the unit searched for MEP, the forward process module FWD be connected with same switching net and OAM message processing engine OAMEngine in chip.Switch comprises the master chip Master Chip that specified by upper-layer user and from chip Salve Chip.Master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine, configure MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP from chip Salve Chip.MEP look-up table comprises object chip number destChipId and MEP index MEP index information;
Aggregated links, is made up of the network port of each chip, and described aggregated links is configured with MEP.
Shown in composition graphs 3, the present invention one is preferred embodiment described further.In the preferred embodiment, switch 1 is made up of chip 1# and chip 2#, chip 1# comprises port Port 1-1 and Port 1-2, chip 2# comprises port Port 2-1 and Port 2-2, its middle port Port 1-1 and port Port 2-1 is respectively the network port of chip 1# and chip 2#, port Port 1-1 and port Port 2-1 forms an aggregated links Linkagg1, aggregated links Linkag1 configures a MEP, suppose that the chip 2# at upper-layer user's designated switch middle port Port 2-1 place is master chip, the chip 1# at port Port 1-1 place is Salve chip.
In Ethernet OAM, MEP needs message to be processed may have other OAM message such as CCM, LBM, LTM, when switch 3 sends OAM message to switch 1, when going out from aggregated links Linkagg1 after switch 2 receives message, cryptographic Hash can be calculated according to the MAC DA in message, MAC SA, VLAN ID etc., and the port that finally forwards is determined according to the number of the member of current aggregated links Linkagg1, OAM message may enter from chip 1# and chip 2#.For same message, in aggregated links, the number of member is different, and switch 1 receives the inbound port of OAM message may also can be different.In the method that the present invention realizes, MEP externally sends OAM message object outbound port and fills in aggregated links Linkagg1, and the handling process after message delivers to forward process module FWD is the same with normal data message calculates cryptographic Hash, calculates final outbound port.
Shown in ginseng Fig. 4, the process that OAM message enters from chip 1# port is as shown in 1.; The process that OAM message enters from chip 1# port is as shown in 2., and concrete example is described as follows:
1, being configured to of switch chips 1# and chip 2# is supposed:
The configuration destChipId=2 of MEP look-up table in chip 1#; MEP index=1;
The configuration destChipId=2 of MEP look-up table in chip 2#; MEP index=1.
2, suppose that in current aggregated links Linkagg1, member is Port 1-1 and Port 2-1, OAM message enters from Port 1-1, the forwarding behavior of OAM message in switch 1 for Fig. 4 in 1. shown in, in chip 1#, MEP finds and obtains MEP and be configured on object chip 2#, in chip 1# forward process module FWD, OAM message can be sent to object chip 2# by switching net according to destChipId, chip 2# receives the message from switching net, in forward process module FWD, directly OAM message is sent OAM message processing engine OAMEngine process, obtain according to MEP index the renewal that MEP information carries out MEP information and state machine in OAMEngine.
3, suppose that in current aggregated links Linkagg1, member is Port 1-1 and Port 2-1, OAM message enters from Port 2-1, the forwarding behavior of OAM message in switch 1 for Fig. 4 in 2. shown in, in chip 2#, MEP finds and obtains MEP and be configured on object chip 2#, in chip 2# forward process module FWD, directly OAM message is sent OAM message processing engine OAMEngine process, in OAMEngine, obtain according to MEP index the renewal that MEP information carries out MEP information and state machine.
In other embodiments, if deleted by member port Port 2-1 in aggregated links Linkagg1, now OAM message enters from Port 1-1 all the time, then handling process is with shown in 1..
The MEP of indication is not limited to Down MEP in the present invention, also comprises UP MEP, and its implementation is all identical with aforesaid way.
The chip of indication is not limited to asic chip in the present invention, also comprises FPGA, NP etc.
Compared with prior art, pass through to be separated MEP look-up table and MEP information table across the chip implementing method and system that chip aggregated links configure MEP in Ethernet OAM of the present invention, MEP look-up table is being configured from chip, master chip configures MEP information table, in MEP look-up table, increase object chip id simultaneously, can make to increase or delete aggregated links member to the MEP that link configures without any impact.
For convenience of description, various unit is divided into describe respectively with function when describing above device.Certainly, the function of each unit can be realized in same or multiple software and/or hardware when implementing the application.
As seen through the above description of the embodiments, those skilled in the art can be well understood to the mode that the application can add required general hardware platform by software and realizes.Based on such understanding, the technical scheme of the application can embody with the form of software product the part that prior art contributes in essence in other words, this computer software product can be stored in storage medium, as ROM/RAM, magnetic disc, CD etc., comprising some instructions in order to make a computer equipment (can be personal computer, server, or the network equipment etc.) perform the method described in some part of each execution mode of the application or execution mode.
Device embodiments described above is only schematic, the wherein said unit illustrated as separating component or can may not be and physically separates, parts as unit display can be or may not be physical location, namely can be positioned at a place, or also can be distributed in multiple network element.Some or all of module wherein can be selected according to the actual needs to realize the object of present embodiment scheme.Those of ordinary skill in the art, when not paying creative work, are namely appreciated that and implement.
The application can be used in numerous general or special purpose computing system environment or configuration.Such as: personal computer, server computer, handheld device or portable set, laptop device, multicomputer system, system, set top box, programmable consumer-elcetronics devices, network PC, minicom, mainframe computer, the distributed computing environment (DCE) comprising above any system or equipment etc. based on microprocessor.
The application can describe in the general context of computer executable instructions, such as program module.Usually, program module comprises the routine, program, object, assembly, data structure etc. that perform particular task or realize particular abstract data type.Also can put into practice the application in a distributed computing environment, in these distributed computing environment (DCE), be executed the task by the remote processing devices be connected by communication network.In a distributed computing environment, program module can be arranged in the local and remote computer-readable storage medium comprising memory device.
Be to be understood that, although this specification is described according to execution mode, but not each execution mode only comprises an independently technical scheme, this narrating mode of specification is only for clarity sake, those skilled in the art should by specification integrally, technical scheme in each execution mode also through appropriately combined, can form other execution modes that it will be appreciated by those skilled in the art that.
A series of detailed description listed is above only illustrating for feasibility execution mode of the present invention; they are also not used to limit the scope of the invention, all do not depart from the skill of the present invention equivalent implementations done of spirit or change all should be included within protection scope of the present invention.
Claims (10)
1. in Ethernet OAM across chip implementing method chip aggregated links configuring MEP, described MEP is the maintaining end point that boundary port configures, and it is characterized in that, said method comprising the steps of:
S1, in aggregated links, configure MEP;
S2, message enter the chip of the correspondence of switch by aggregated links from a network port;
S3, found the object chip number of configuration MEP information by MEP look-up table, judge whether object chip is the chip that message enters;
S4, if so, enter chip at message forward process module FWD in message is sent to OAM message processing engine OAMEngine process;
S5, if not, enter at message in the forward process module FWD of chip and message is sent to object chip by switching net, in the forward process module FWD of object chip, message is sent to OAM message processing engine OAMEngine process.
2. method according to claim 1, is characterized in that, described object chip is the master chip Master Chip that upper-layer user specifies, and the remaining chip in switch is from chip Salve Chip.
3. method according to claim 2, is characterized in that, described master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine; Described from chip Salve Chip configuration MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP.
4. method according to claim 3, is characterized in that, described MEP look-up table comprises object chip number destChipId and MEP index MEP index information.
5. method according to claim 1, is characterized in that, described step S2 also comprises:
Calculate cryptographic Hash according to the MAC DA in message, MAC SA, VLAN ID, and determine according to the number of members of current aggregated links the network port receiving message.
6. method according to claim 5, is characterized in that, in described step S4 or S5, " message is sent to OAM message processing engine OAMEngine process " is specially:
In OAM message processing engine OAMEngine, obtain MEP information according to MEP index, carry out the renewal of MEP information and state machine.
7. method according to claim 1, is characterized in that, described message is CCM, LBM, LTM or other OAM message.
8. for realizing a system for method as claimed in claim 1, it is characterized in that, described system comprises:
Switch, comprises some chips in described switch, is provided with the unit searched for MEP, the forward process module FWD be connected with same switching net and OAM message processing engine OAMEngine in chip;
Aggregated links, is made up of the network port of each chip, and described aggregated links is configured with MEP.
9. system according to claim 8, is characterized in that, described switch comprises the master chip Master Chip that specified by upper-layer user and from chip Salve Chip.
10. system according to claim 9, is characterized in that, described master chip Master Chip configures MEP information table, comprises and safeguards that MEP receives and sends messages and the information of state machine; Described from chip Salve Chip configuration MEP look-up table, comprise on port whether configuring the final process chip number of MEP and MEP.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110420305.4A CN102523113B (en) | 2011-12-15 | 2011-12-15 | Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110420305.4A CN102523113B (en) | 2011-12-15 | 2011-12-15 | Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102523113A CN102523113A (en) | 2012-06-27 |
| CN102523113B true CN102523113B (en) | 2014-12-17 |
Family
ID=46293912
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110420305.4A Active CN102523113B (en) | 2011-12-15 | 2011-12-15 | Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102523113B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102970171A (en) * | 2012-12-06 | 2013-03-13 | 盛科网络（苏州）有限公司 | Method for realizing multiple operations, administration and maintenance (OAM) time precision through chip level |
| CN105227490B (en) * | 2014-05-27 | 2018-06-12 | 杭州迪普科技股份有限公司 | A kind of method and device of more device link polymerizations |
| CN108199913B (en) * | 2017-12-18 | 2020-10-20 | 瑞斯康达科技发展股份有限公司 | Method and equipment for realizing time delay test |
| CN108509223B (en) * | 2018-03-15 | 2021-09-14 | 联想(北京)有限公司 | Data processing method, device and system and storage medium |
| CN108933744B (en) * | 2018-06-26 | 2021-01-26 | 新华三技术有限公司 | Message forwarding method and device |
| CN111131024A (en) * | 2019-12-09 | 2020-05-08 | 盛科网络（苏州）有限公司 | Processing method and device of aggregated link |
| CN115065626A (en) * | 2022-05-07 | 2022-09-16 | 苏州盛科通信股份有限公司 | Source port checking method and device in Micro-BFD, electronic equipment and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101699821A (en) * | 2009-11-02 | 2010-04-28 | 清华大学 | Method for realizing address resolution protocol in distribution type multi-kernel network system |
| CN101729420A (en) * | 2009-12-15 | 2010-06-09 | 杭州迪普科技有限公司 | Data processing method and data processing device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7768928B2 (en) * | 2006-07-11 | 2010-08-03 | Corrigent Systems Ltd. | Connectivity fault management (CFM) in networks with link aggregation group connections |
-
2011
- 2011-12-15 CN CN201110420305.4A patent/CN102523113B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101699821A (en) * | 2009-11-02 | 2010-04-28 | 清华大学 | Method for realizing address resolution protocol in distribution type multi-kernel network system |
| CN101729420A (en) * | 2009-12-15 | 2010-06-09 | 杭州迪普科技有限公司 | Data processing method and data processing device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102523113A (en) | 2012-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102523113B (en) | Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system | |
| CN102055667B (en) | Methods and apparatus for configuring virtual network switch | |
| EP2608459B1 (en) | Router, virtual cluster router system and establishing method thereof | |
| US8855116B2 (en) | Virtual local area network state processing in a layer 2 ethernet switch | |
| CN102480358B (en) | Centralization virtual switch fabric control method and equipment | |
| CN105721318B (en) | The method and apparatus of network topology are found in a kind of software defined network SDN | |
| KR20140072343A (en) | Method for handling fault in softwate defined networking networks | |
| CN103152210B (en) | Repair method and the stack equipment of Spanning-Tree Protocol forwarding state exception | |
| CN101789949B (en) | Method and router equipment for realizing load sharing | |
| CN103684953A (en) | Method and device for avoiding data traffic loss in an Ethernet ring multihomed, in an active-standby manner, to a virtual private LAN service transport network | |
| CN101557343A (en) | Detecting and protecting method of double-layer loop in VRRP topological network | |
| EP3122003B1 (en) | Link confirmation method, apparatus and system for optical packet switching system | |
| WO2017035717A1 (en) | Distributed denial of service attack detection method and associated device | |
| CN102185784A (en) | Automatic protection switching method and device | |
| CN105743687B (en) | Method and device for judging node fault | |
| CN108989204B (en) | Link state determination method and device | |
| WO2013127414A1 (en) | Technique for bundling in link aggregation | |
| EP3203693B1 (en) | User message forwarding control method and processing node | |
| US20200195549A1 (en) | Apparatus and packet processing method | |
| US9641355B2 (en) | Communication device, communication method, and program | |
| CN105490970B (en) | A kind of method, apparatus and system of link Fast Convergent | |
| CN111371608A (en) | Method, device and medium for deploying SFC service chain | |
| KR20180122513A (en) | Method and framework for traffic engineering in network hypervisor of sdn-based network virtualization platform | |
| CN104394075B (en) | A kind of method and apparatus of message transmissions | |
| KR101297498B1 (en) | Method and apparatus for fault-resilient multicast and unicast in transport networks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system Effective date of registration: 20150629 Granted publication date: 20141217 Pledgee: Zhenhua Group Finance Co. Ltd. Pledgor: Centec Networks (Suzhou) Inc. Registration number: 2015320010004 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20160627 Granted publication date: 20141217 Pledgee: Zhenhua Group Finance Co. Ltd. Pledgor: Centec Networks (Suzhou) Inc. Registration number: 2015320010004 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Chip realization method for MEP configuration on cross-chip aggregated link in Ethernet network OAM and chip realization system Effective date of registration: 20160718 Granted publication date: 20141217 Pledgee: Zhenhua Group Finance Co. Ltd. Pledgor: Centec Networks (Suzhou) Inc. Registration number: 2016320010011 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20161130 Granted publication date: 20141217 Pledgee: Zhenhua Group Finance Co. Ltd. Pledgor: Centec Networks (Suzhou) Inc. Registration number: 2016320010011 |
|
| PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 215000 unit 13 / 16, 4th floor, building B, No.5 Xinghan street, Suzhou Industrial Park, Jiangsu Province Patentee after: Suzhou Shengke Communication Co.,Ltd. Address before: 215021 unit 13 / 16, floor 4, building B, No. 5, Xinghan street, Suzhou Industrial Park, Suzhou, Jiangsu Patentee before: CENTEC NETWORKS (SU ZHOU) Co.,Ltd. |