CN102480233B - Servomechanism system - Google Patents

Servomechanism system Download PDF

Info

Publication number
CN102480233B
CN102480233B CN201010571869.3A CN201010571869A CN102480233B CN 102480233 B CN102480233 B CN 102480233B CN 201010571869 A CN201010571869 A CN 201010571869A CN 102480233 B CN102480233 B CN 102480233B
Authority
CN
China
Prior art keywords
voltage
signal
motherboard
unit
standby
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201010571869.3A
Other languages
Chinese (zh)
Other versions
CN102480233A (en
Inventor
杨君东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inventec Corp
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to CN201010571869.3A priority Critical patent/CN102480233B/en
Publication of CN102480233A publication Critical patent/CN102480233A/en
Application granted granted Critical
Publication of CN102480233B publication Critical patent/CN102480233B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Inverter Devices (AREA)

Abstract

The invention discloses a servomechanism system which comprises a frame, a plurality of motherboards and a plurality of direct current conversion units. Each motherboard is inserted on the frame respectively and generates a power supply signal. Each direct current conversion unit is positioned on the frame respectively and receives direct current voltage respectively. When each motherboard is electrically connected with a corresponding direct current conversion unit, each direct current conversion unit generates standby voltage according to the direct current voltage, generates a standby voltage ready signal, and sends the standby voltage ready signal to the motherboard, and the motherboard enters into a standby state according to the standby voltage ready signal; when a motherboard corresponding to each direct current conversion unit sends a power supply signal, the direct current conversion unit receives a power supply signal, generates work voltage and a work voltage ready signal, and sends a work voltage ready signal to the motherboard, and the motherboard starts supply of power according to the work voltage ready signal.

Description

Server system
Technical field
The present invention relates to a kind of server system, relate in particular to a kind of server system with DC conversion unit and voltage protection demonstration.
Background technology
In general, server (server) system is all to provide operating voltage via power supply unit.And existing power supply unit is all interchange (alternating current, the AC) voltage that first receives 100V-230V, then convert above-mentioned alternating voltage to direct current (direct current, DC) voltage through the transformer of power supply unit inside.Then, power supply unit is converting above-mentioned direct voltage to 12V, the 5V that server system needs, the voltage of 3V, the operating voltage of usining as server system.
Yet each independent server needs a power supply unit to power.Therefore,, if configure a plurality of independent servers in server system, also the quantity of corresponding independent server of while is configured to the power supply unit of equal number.Thus, can cause the Efficiency Decreasing of server system, also can increase the circuit use cost of server system.
Summary of the invention
The invention provides a kind of server system, use DC conversion unit replacement conventional power source supply power supply is provided, to reduce the circuit cost of system.In addition, DC conversion unit also configures display lamp, to show the operating state of DC conversion unit.
The present invention proposes a kind of server system, is applicable to receive the direct voltage that AC-DC converter is sent.This server system comprises frame, a plurality of motherboard and a plurality of DC conversion unit.A plurality of motherboards are inserted in respectively in frame, produce a power supply signal when each mainboard starting.A plurality of DC conversion unit lay respectively in frame, and each DC conversion unit receives respectively above-mentioned direct voltage.Wherein, when each motherboard is inserted in frame while being electrically connected with corresponding DC conversion unit, each DC conversion unit produces standby voltage and standby voltage ready signal to motherboard according to direct voltage, and this motherboard enters holding state according to standby voltage ready signal; When motherboard corresponding to each DC conversion unit sends power supply signal, this DC conversion unit receives power supply signal, and produces operating voltage and operating voltage ready signal to motherboard, and this motherboard starts power supply according to operating voltage ready signal.
In one embodiment of this invention, be above-mentionedly inserted in this frame while being electrically connected with corresponding DC conversion unit when each motherboard, motherboard sends signal in place to corresponding DC conversion unit.
In one embodiment of this invention, above-mentioned DC conversion unit comprises the first protective circuit and the second protective circuit separately.The first protective circuit is in order to receive standby voltage, and when standby voltage overvoltage, protective circuit makes standby voltage ready signal anergy.The second protective circuit is in order to receive operating voltage, and when operating voltage overvoltage, protective circuit makes operating voltage ready signal anergy.
In one embodiment of this invention, above-mentioned the first protective circuit comprises the first voltage detection unit, the first enable signal processing unit, the first latch lock unit, the first control unit and the first voltage conversion unit.The first voltage detection unit receives and detects standby voltage, and to produce standby voltage status signal, wherein standby voltage status signal is in order to indicate the stable state of standby voltage.The first enable signal processing unit couples the first voltage detection unit, receive standby voltage status signal and the first enable signal, and according to standby voltage status signal, determine the state of the first enable signal, when wherein standby voltage is stablized, the first enable signal is effective, when standby voltage is unstable, the first enable signal is invalid.The first latch lock unit couples the first enable signal processing unit, and when the first enable signal is when invalid, latch lock unit breech lock the first enable signal keeps disarmed state.The first control unit receives the first enable signal and produces according to this control signal, when the first enable signal when effective control signal effective, when the first enable signal is controlled invalidating signal when invalid.The first voltage conversion unit couples control unit, and when control signal is effective, voltage conversion unit receives standby voltage and standby voltage is converted to the output of standby voltage ready signal, and when control signal is invalid, voltage conversion unit cut-off receives standby voltage.In addition, above-mentioned the second protective circuit comprises second voltage detecting unit, the second enable signal processing unit, the second latch lock unit, the second control unit and second voltage converting unit.Second voltage detecting unit receives and testing voltage, and to produce operating voltage status signal, wherein operating voltage status signal is in order to indicate the stable state of operating voltage.The second enable signal processing unit couples second voltage detecting unit, receive operating voltage status signal and the second enable signal, and according to operating voltage status signal, determine the state of the second enable signal, wherein during stable operating voltage, the second enable signal is effective, when operating voltage is unstable, the second enable signal is invalid.The second latch lock unit couples the second enable signal processing unit, and when the second enable signal is when invalid, latch lock unit breech lock the second enable signal keeps disarmed state.The second control unit receives the second enable signal and produces according to this control signal, when the second enable signal when effective control signal effective, when the second enable signal is controlled invalidating signal when invalid.Second voltage converting unit couples control unit, and when control signal is effective, voltage conversion unit receives operating voltage and operating voltage is converted to the output of operating voltage ready signal, and when control signal is invalid, voltage conversion unit cut-off receives operating voltage.
In one embodiment of this invention, above-mentioned DC conversion unit comprises voltage detecting module and display unit separately.Voltage detecting module is in order to receive power supply signal, standby voltage ready signal and operating voltage ready signal, produce detection signal, wherein work as standby voltage ready signal and operating voltage ready signal all effective, or power supply signal and standby voltage ready signal are all effectively time, detection signal is the first state, when power supply signal and operating voltage ready signal all invalid, or standby voltage ready signal is when invalid, detection signal is the second state.Display unit couples voltage detecting module, in order to receive and to show detection signal.
In one embodiment of this invention, above-mentioned voltage detecting module comprises the first inverter or lock and and lock.The input of the first inverter receives power supply signal, and the output of the first inverter produces the first voltage signal.Or the first input end of lock receives operating voltage ready signal, or the second input of lock couples the output of the first inverter, or the output of lock produces second voltage signal.And the first input end of lock couples or the output of lock, and the second input reception standby voltage ready signal of lock, and the output of lock produces this detection signal.
In one embodiment of this invention, above-mentioned display unit comprises light-emitting diode.The anode tap of light-emitting diode couples and the output of lock, and the cathode terminal of light-emitting diode is coupled to earth terminal.
In one embodiment of this invention, above-mentioned voltage detection unit also comprises the second inverter.The input of the second inverter couples and the output of lock, and the output of the second inverter produces tertiary voltage signal.In addition, above-mentioned display unit comprises the first light-emitting diode and the second light-emitting diode.The anode tap of the first light-emitting diode receives detection signal, and the cathode terminal of the first light-emitting diode receives tertiary voltage signal.The anode tap of the second light-emitting diode couples the cathode terminal of the first light-emitting diode, and the cathode terminal of the second light-emitting diode couples the anode tap of the first light-emitting diode.
In one embodiment of this invention, above-mentioned DC conversion unit also comprises electric current and voltage retrieval unit separately.Electric current and voltage retrieval unit is connected to the baseboard management controller of corresponding motherboard by bus, receive direct voltage, the relevant information of direct voltage is sent to the baseboard management controller of corresponding motherboard.
In one embodiment of this invention, above-mentioned DC conversion unit also comprises switch unit separately.Switch unit couples corresponding motherboard, receive standby voltage and operating voltage, wherein, when corresponding motherboard is holding state, switch unit output standby voltage is given corresponding motherboard, when corresponding motherboard is open state, output services voltage is given corresponding motherboard.
The present invention replaces traditional power supply unit by DC conversion unit and powers, and all DC conversion unit can share an AC-DC converter, therefore can reduce the use cost of circuit.In addition; the present invention also can detect standby voltage, standby voltage ready signal, operating voltage and operating voltage ready signal by the first protective circuit, the second protective circuit and the voltage detecting module that are disposed at DC conversion unit, and testing result is shown on display unit.Thus, user just learns whether standby voltage and operating voltage labile state (for example overcurrent, overvoltage or low-voltage state) occurs fast, to overhaul.
For above-mentioned feature and advantage of the present invention can be become apparent, special embodiment below, and coordinate accompanying drawing to be described in detail below.
Accompanying drawing explanation
Fig. 1 is the calcspar of the server system of one embodiment of the invention.
Fig. 2 is the internal circuit calcspar of DC conversion unit 130_1.
Fig. 3 is the calcspar of the protective circuit 210_1 of Fig. 2.
Fig. 4 is the calcspar of the protective circuit 220_1 of Fig. 2.
Fig. 5 is the detailed circuit diagram of voltage detecting module 230_1 and the display unit 240_1 of Fig. 2.
Fig. 6 is another detailed circuit diagram of voltage detecting module 230_1 and the display unit 240_1 of Fig. 2.
Main element symbol description:
100: server system
110: frame
120_1-120_n: motherboard
130_1-130_n: DC conversion unit
210_1-210_n, 220_1-220_n: protective circuit
230_1-230_n: voltage detecting module
240_1-240_n: display unit
250_1-250_n: electric current and voltage retrieval unit
260_1-260_n: switch unit
270_1-270_n: DC decompression unit
310_1-310_n, 410_1-410_n: voltage detection unit
320_1-320_n, 420_1-420_n: enable signal processing unit
330_1-330_n, 430_1-430_n: latch lock unit
340_1-340_n, 440_1-440_n: control unit
350_1-350_n, 450_1-450_n: voltage conversion unit
510_1-510_n, 610_1-610_1,640_1-640_n: inverter
520_1-520_n, 620_1-620_n: or lock
530_1-530_n, 630_1-630_n: and lock
540_1-540_n, 650_1-650_n, 660_1-660_n: light-emitting diode
VAC: alternating voltage
VDC: direct voltage
VPS1-VPSn: power supply signal
VP1-VP n: signal in place
VSB1-VSBn: standby voltage
VSBR1-VSBRn: standby voltage ready signal
VW1-VWn: operating voltage
VWR1-VWRn: operating voltage ready signal
DS1-DSn: detection signal
GND: earth terminal
VS1_1-VS1_n, VS2_1-VS2_n, VS3_1-VS3_n: voltage signal
Embodiment
Fig. 1 is the calcspar of the server system of one embodiment of the invention.The server system 100 of the present embodiment is the direct voltage VDC sending in receiving AC-DC converter 150, wherein AC-DC converter 150 for example receives alternating voltage VAC (for example 100V-230V), and change alternating voltage VAC, for example, to produce direct voltage VDC (12V).Please refer to Fig. 1, server system 100 comprises frame 110, motherboard 120_1-120_n and DC conversion unit 130_1-130_n, and wherein n is greater than 1 positive integer.
Motherboard 120_1-120_n is inserted in respectively in frame 110, and when each motherboard 120_1-120_n power supply, produces power supply signal VPS1-VPSn, to indicate motherboard 120_1-120_n whether to operate.DC conversion unit 130_1-130_n lays respectively in frame 110, and each DC conversion unit 130_1-130_n receives respectively direct voltage VDC.
Wherein, when each motherboard is inserted in frame 110 and when corresponding DC conversion unit is electrically connected, DC conversion unit produces standby voltage and standby voltage ready signal to motherboard according to direct voltage VDC, and motherboard can enter holding state according to standby voltage ready signal.For instance, when motherboard 120_1 is electrically connected with corresponding DC conversion unit 130_1, the direct voltage VDC that DC conversion unit 130_1 can receive according to it, and produce standby voltage VSB1 and standby voltage ready signal VSBR1 to motherboard 120_1, motherboard 120_1 can enter holding state according to standby voltage ready signal VSBR1.
In addition, in the present embodiment, when each motherboard is inserted in frame 110 and when corresponding DC conversion unit is electrically connected, motherboard can send signal VP in place to corresponding DC conversion unit.For instance, when motherboard 120_1 is inserted in frame 110, and while being electrically connected with corresponding DC conversion unit 130_1, motherboard 120_1 can send signal VP1 in place to corresponding DC conversion unit 130_1, represents that motherboard 120_1 and DC conversion unit 130_1 have completed electric connection.
In addition, when motherboard corresponding to each DC conversion unit sends power supply signal, DC conversion unit receives power supply signal, and produces operating voltage and operating voltage ready signal to motherboard, and motherboard starts power supply according to operating voltage ready signal.For instance, when motherboard 120_1 corresponding to DC conversion unit 130_1 sends power supply signal VPS1, DC conversion unit 130_1 receives power supply signal VPS1, and produce operating voltage VW and operating voltage ready signal VWR to motherboard 120_1, motherboard 120_1 can start power supply according to operating voltage ready signal VWR, to carry out normal operation.Thus, the server system 100 of the present embodiment does not need to use traditional power supply unit to power.
For convenience of description, below will describe with motherboard 120_1 and DC conversion unit 130_1.The execution mode of all the other motherboard 120_2-120_n and DC conversion unit 130_2-130_n can be with reference to the execution mode of motherboard 120_1 and DC conversion unit 130_1, therefore do not repeat them here.
Fig. 2 is the internal circuit calcspar of DC conversion unit 130_1.Please refer to Fig. 2, DC conversion unit 130_1 comprises protective circuit 210_1,210_2, voltage detecting module 230_1 display unit 240_1, electric current and voltage retrieval unit 250_1, switch unit 260_1 and DC decompression unit 270_1.
Protective circuit 210_1 is in order to receive standby voltage VSB1, and with when the standby voltage overvoltage VSB1, protective circuit 210_1 makes standby voltage ready signal VSBR1 anergy, makes the motherboard 120_1 shutdown in holding state, and then avoids the damage of motherboard 120_1.
Protective circuit 220_1 is in order to receive operating voltage VW1, and with when the operating voltage VW1 overvoltage, protective circuit 220_1 makes operating voltage ready signal VWR1 anergy, makes in running order motherboard 120_1 shutdown, and then avoids the damage of motherboard 120_1.
Voltage detecting module 230_1 is in order to receive power supply signal VPS1, standby voltage ready signal VSBR1 and operating voltage ready signal VWR1, to produce detection signal DS1.Wherein, when standby voltage ready signal VSBR1 and operating voltage ready signal VWR1 all effective, or power supply signal VPS1 and standby voltage ready signal VSBR1 are all effectively time, detection signal DS1 is the first state, when power supply signal VPS1 and operating voltage ready signal VWR11 all invalid, or standby voltage ready signal VSBR1 is when invalid, detection signal DS1 is the second state.
Electric current and voltage retrieval unit 250_1 for example, is connected to the baseboard management controller (not shown) of corresponding motherboard (being motherboard 120_1) by bus (iic bus), receive direct voltage VDC, the relevant information of direct voltage VDC is sent to the baseboard management controller of corresponding motherboard (being motherboard 120_1).
Switch unit 260_1 couples corresponding motherboard (being motherboard 120_1), receive standby voltage VSB1 and operating voltage VW1, wherein when corresponding motherboard (being motherboard 120_1) is holding state, switch unit 260_1 output standby voltage VSB1 give corresponding motherboard (being motherboard 120_1), when corresponding motherboard (being motherboard 120_1) is open state, output services voltage is given corresponding motherboard (being motherboard 120_1).
DC decompression unit 270_1 receives operating voltage VW1, and operating voltage VW1 is converted to each required system works voltage (such as 5V, 3V etc.) of corresponding motherboard (being motherboard 120_1).
Therefore, the DC conversion unit 130_1 that the present embodiment provides can effectively replace conventional power source supply, and can have the function of power protection.Below the protective circuit 210_1 in DC conversion unit 130_1,220_1 voltage detecting module 230_1 and display unit 240_1 are further described.
Fig. 3 is the calcspar of the protective circuit 210_1 of Fig. 2.Please refer to Fig. 3, protective circuit 210_1 comprises voltage detection unit 310_1, enable signal processing unit 320_1, latch lock unit 330_1, control unit 340_1 and voltage conversion unit 350_1.
Voltage detection unit 310_1 receives and detects standby voltage VSB1, and to produce standby voltage status signal VSS1, wherein standby voltage status signal VSS1 is in order to indicate the stable state of standby voltage VSB1.Enable signal processing unit 320_1 couples voltage detection unit 310_1, receive standby voltage status signal VSS1 and enable signal VE1, and according to the state of standby voltage status signal VSS1 decision enable signal VE1, when wherein standby voltage VSB1 stablizes, enable signal VE1 is effective, when standby voltage VSB1 is unstable, enable signal VE1 is invalid.
Latch lock unit 330_1 couples enable signal processing unit 320_1, and when enable signal VE1 is invalid, latch lock unit 330_1 breech lock enable signal VE1 keeps disarmed state.Control unit 340_1 receives enable signal VE1 and produces according to this control signal CS1, and when enable signal VE1 is effective, control signal CS1 is effective, and when enable signal VE1 is invalid, control signal CS1 is invalid.Voltage conversion unit 350_1 couples control unit 340_1, when control signal CS1 is effective, voltage conversion unit 350_1 receives standby voltage VSB1 and standby voltage VSB1 is converted to standby voltage ready signal VSBR1 output, when control signal CS1 is invalid, voltage conversion unit 350_1 cut-off receives standby voltage VSB1.Thus; the DC conversion unit 130_1 of the present embodiment can detect by protective circuit 210_1 the state of standby voltage VSB1; so that when standby voltage VSB1 generation overcurrent, overvoltage or low-voltage; can effectively cut off the standby voltage VSB1 that is supplied to motherboard 120_1; and then protected host plate 120_1, to avoid the damage of motherboard 120_1.
Fig. 4 is the calcspar of the protective circuit 220_1 of Fig. 2.Please refer to Fig. 3, protective circuit 220_1 comprises voltage detection unit 410_1, enable signal processing unit 420_1, latch lock unit 430_1, control unit 440_1 and voltage conversion unit 450_1.
Voltage detection unit 410_1 receives and testing voltage VW1, and to produce operating voltage status signal VWS1, wherein operating voltage status signal VWS1 is in order to indicate the stable state of operating voltage VW1.Enable signal processing unit 420_1 couples voltage detection unit 410_1, receive operating voltage status signal VWS1 and enable signal VE2, and according to the state of operating voltage status signal VWS1 decision enable signal VE2, when wherein operating voltage VW1 stablizes, enable signal VE2 is effective, when operating voltage VW1 is unstable, enable signal VE2 is invalid.
Latch lock unit 430_1 couples enable signal processing unit 420_1, and when enable signal VE2 is invalid, latch lock unit 430_1 breech lock enable signal VE2 keeps disarmed state.Control unit 440_1 receives enable signal VE2 and produces according to this control signal CS2, and when enable signal VE2 is effective, control signal CS2 is effective, and when enable signal VE2 is invalid, control signal CS2 is invalid.Voltage conversion unit 450_1 couples control unit 440_1, when control signal CS2 is effective, voltage conversion unit 450_1 receives operating voltage VW1 and operating voltage VW1 is converted to operating voltage status signal VWS1 output, when control signal CS2 is invalid, voltage conversion unit 450_1 cut-off receives operating voltage VW1.Thus; the DC conversion unit 130_1 of the present embodiment can carry out by protective circuit 220_1 the state of testing voltage VW1; so that when operating voltage VW1 generation overcurrent, overvoltage or low-voltage; can effectively cut off the operating voltage VW1 that is supplied to motherboard 120_1; and then protected host plate 120_1, to avoid the damage of motherboard 120_1.
Fig. 5 is the detailed circuit diagram of voltage detecting module 230_1 and the display unit 240_1 of Fig. 2.Please refer to Fig. 5, voltage detecting module 230_1 comprises inverter 510_1 or lock 520_1 and and lock 530_1.The input of inverter 510_1 receives power supply signal VPS1, and the output of inverter 510_1 produces voltage signal VS1_1.Or the first input end of lock 520_1 receives operating voltage ready signal VWR1, or the second input of lock 520_1 couples the output of inverter 510_1, or the output of lock 520_1 produces voltage signal VS2_1.And the first input end of lock 530_1 couples or the output of lock 520_1, and the second input reception standby voltage ready signal VSBR1 of lock 530_1, and the output of lock 530_1 produces detection signal DS1.In addition, display unit 240_1 comprises light-emitting diode 540_1.The anode tap of light-emitting diode 540_1 couples and the output of lock 530_1, and the cathode terminal of light-emitting diode 540_1 is coupled to earth terminal GND.
Table 1 is the truth table of operating voltage ready signal VWR1, voltage signal VS1_1, standby voltage ready signal VSBR1 and detection signal DS1.
VWR1 VS1_1 VSBR1 DS1
0 1 0 0
0 1 1 1
0 0 0 0
0 0 1 0
1 0 0 0
1 0 1 1
Table 1 is the truth table of operating voltage ready signal VWR1, voltage signal VS1_1, standby voltage ready signal VSBR1 and detection signal DS1.Below, cooperation table 1 is come account for voltage detect the running of module 230_1 and display unit 240_1.
Please refer to table 1 and Fig. 5, first, when power supply signal VPS1 is low logic level " 0 ", represent that motherboard 120_1 does not operate.Because motherboard 120 does not operate, so DC conversion unit 130 can convert operating voltage ready signal VWR1 to low logic level " 0 ".Afterwards, inverter 510_1 receive low logic level " 0 " power supply signal VPS1 and power supply signal VPS1 is anti-phase after, the voltage signal VS1_1 that produces high logic level " 1 " to or the second input of lock 520_1.
When or lock 520_1 the voltage signal VS1_1 of the operating voltage ready signal VWR1 of low logic level " 0 " and high logic level " 1 " is carried out after exclusive disjunction, the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 530_1.Now, because motherboard 120_1 is electrically connected with DC conversion unit 130_1, so the DC conversion unit 130_1 standby voltage ready signal VSBR1 that can produce high logic level " 1 " to and the second input of lock 530_1.Then, and the output of lock 530_1 produces the detection signal DS1 of high logic level " 1 " to the anode tap of light-emitting diode 540_1, make light-emitting diode 540_1 luminous, take and represent that standby voltage ready signal VSBR1 is as normal condition (being that standby voltage VSB1 is normal condition).
On the other hand, if there is labile state in standby voltage VSB1, the standby voltage ready signal VSBR1 that DC conversion unit 130_1 can produce low logic level " 0 " to and the second input of lock 530_1.Then, and the output of lock 530_1 produces the detection signal DS1 of low logic level " 0 " to the anode tap of light-emitting diode 540_1, make light-emitting diode 540_1 not luminous, take and represent that standby voltage ready signal VSBR1 is as abnormal state (being that standby voltage VSB1 is abnormal state).
In addition, when power supply signal VPS1 converts high logic level " 1 " to, represent that motherboard 120_1 will start shooting.Then, inverter 510_1 the power supply signal VPS1 of high logic level " 1 " can be carried out anti-phase after, the voltage signal VS1_1 that produces low logic level " 0 " to or the second input of lock 520_1.At the same time, if operating voltage VW1 is normal condition, the operating voltage ready signal VWR1 that DC conversion unit 130_1 can provide high voltage level " 1 " to or the first input end of lock 520_1.
Then, or lock 520_1 can carry out exclusive disjunction by the operating voltage ready signal VWR1 of the voltage signal VS1_1 of low logic level " 0 " and high voltage level " 1 ", with the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 530_1.Afterwards, and lock 530_1 decides according to the standby voltage ready signal VSBR1 that receives and the logic level of the detection signal DS1 that the output of lock 530_1 produces.That is to say, if standby voltage ready signal VSBR1 is high logic level " 1 ", and the output of lock 530_1 can produce the detection signal DS1 of high logic level " 1 ", make light-emitting diode 540_1 luminous, take and represent that standby voltage VSB1 and operating voltage VW1 are normal condition; Otherwise, if standby voltage ready signal VSBR1 is low logic level " 0 ", and the output of lock 530_1 can produce the detection signal DS1 of low logic level " 0 ", make light-emitting diode 540_1 not luminous, represent that abnormal state occurs standby voltage VSB1.
On the other hand, if there is labile state in operating voltage VW1, the operating voltage ready signal VWR1 that DC conversion unit 130_1 can provide low logic level " 0 " to or the first input end of lock 520_1.Then, or lock 520_1 can carry out exclusive disjunction by the operating voltage ready signal VWR1 of the voltage signal VS1_1 of low logic level " 0 " and high voltage level " 0 ", with the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 530_1.Now, no matter standby voltage ready signal VSBR1 is high logic level " 1 " or low logic level " 0 ", and the detection signal DS1 that the output of lock 530_1 produces be low logic level " 0 ", make that " light-emitting diode 540_1 is not luminous, represents operating voltage VW1 generation abnormal state.
Thus, user just can be by the luminance of light-emitting diode 540_1, and learns whether standby voltage VSB1 and operating voltage VW1 are stable state.
The embodiment of above-mentioned voltage detecting module 230_1 and display unit 240_1 is only one embodiment of the present invention, below will describe in another example of act.Fig. 6 is another detailed circuit diagram of voltage detecting module 230_1 and the display unit 240_1 of Fig. 2.Please refer to Fig. 6, voltage detecting module 230_1 comprises inverter 610_1 or lock 620_1 and lock 630_1 and inverter 640_1.The input of inverter 610_1 receives power supply signal VPS1, and the output of inverter 610_1 produces voltage signal VS1_1.
Or the first input end of lock 620_1 receives operating voltage ready signal VW1, or the second input of lock 620_1 couples the output of inverter 610_1, or the output of lock 620_1 produces voltage signal VS1_1.And the first input end of lock 630_1 couples or the output of lock 620_1, and the second input reception standby voltage ready signal VSBR1 of lock 630_1, and the output of lock 630_1 produces detection signal DS1.The input of inverter 640_1 couples and the output of lock 630_1, and the output of inverter 640_1 produces voltage signal VS3_1.In addition, display unit 240_1 comprises light-emitting diode 650_1 and 660_1.The anode tap of light-emitting diode 650_1 receives detection signal DS1, the cathode terminal receiver voltage signal VS2_1 of light-emitting diode 650_1.The anode tap of light-emitting diode 660_1 couples the cathode terminal of light-emitting diode 650_1, and the cathode terminal of light-emitting diode 660_1 couples the anode tap of light-emitting diode 650_1.
Below, cooperation table 1 is come account for voltage detect the running of module 230_1 and display unit 240_1.Please refer to table 1 and Fig. 6, first, when power supply signal VPS1 is low logic level " 0 ", represent that motherboard 120_1 does not operate.Because motherboard 120 does not operate, so DC conversion unit 130 can convert operating voltage ready signal VWR1 to low logic level " 0 ".Afterwards, inverter 610_1 receive low logic level " 0 " power supply signal VPS1 and and power supply signal VPS1 is anti-phase after, the voltage signal VS1_1 that produces high logic level " 1 " to or the second input of lock 620_1.
When or lock 620_1 the voltage signal VS1_1 of the operating voltage ready signal VWR1 of low logic level " 0 " and high logic level " 1 " can be carried out after exclusive disjunction, the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 630_1.Now, because motherboard 120_1 is electrically connected with DC conversion unit 130_1, so the DC conversion unit 130_1 standby voltage ready signal VSBR1 that can produce high logic level " 1 " to and the second input of lock 630_1.Then, and the output of lock 630_1 produce the detection signal DS1 of high logic level " 1 " to the input of inverter 640_1.Then, inverter 640_1 by the detection signal DS1 of high logic level " 1 " carry out anti-phase after, produce the voltage signal VS3_1 of low logic level " 0 ".Because detection signal DS1 is that high logic level " 1 " and voltage signal VS3_1 are low logic level " 0 ", make light-emitting diode 650_1 luminous, and light-emitting diode 660_1 is not luminous, take and represent that standby voltage ready signal VSBR1 is as normal condition (being that standby voltage VSB1 is normal condition).
On the other hand, if there is labile state in standby voltage VSB1, the standby voltage ready signal VSBR1 that DC conversion unit 130_1 can produce low logic level " 0 " to and the second input of lock 630_1.Then, and the output of lock 630_1 produce the detection signal DS1 of low logic level " 0 " to the input of inverter 640_1.Then, inverter 640_1 by the detection signal DS1 of low logic level " 0 " carry out anti-phase after, produce the voltage signal VS3_1 of high logic level " 1 ".Because detection signal DS1 is that low logic level " 0 " and voltage signal VS3_1 are high logic level " 0 ", make light-emitting diode 650_1 not luminous, and light-emitting diode 660_1 is luminous, take and represent that standby voltage ready signal VSBR1 is as abnormal state (being that standby voltage VSB1 is abnormal state).
In addition, when power supply signal VPS1 converts high logic level " 1 " to, represent that motherboard 120_1 will start shooting.Then, inverter 610_1 the power supply signal VPS1 of high logic level " 1 " can be carried out anti-phase after, the voltage signal VS1_1 that produces low logic level " 0 " to or the second input of lock 620_1.At the same time, if operating voltage VW1 is normal condition, the operating voltage ready signal VWR1 that DC conversion unit 130_1 can provide high voltage level " 1 " to or the first input end of lock 620_1.
Then, or lock 620_1 can carry out exclusive disjunction by the operating voltage ready signal VWR1 of the voltage signal VS1_1 of low logic level " 0 " and high voltage level " 1 ", with the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 630_1.Afterwards, and lock 630_1 decides according to the standby voltage ready signal VSBR1 that receives and the logic level of the detection signal DS1 that the output of lock 630_1 produces.
That is to say, if standby voltage ready signal VSBR1 is high logic level " 1 ", and the output of lock 630_1 can produce the detection signal DS1 of high logic level " 1 " to the input of inverter 640_1.Then, inverter 640_1 by the detection signal DS1 of high logic level " 1 " carry out anti-phase after, produce the voltage signal VS3_1 of low logic level " 0 ".Because detection signal DS1 is that high logic level " 1 " and voltage signal VS3_1 are low logic level " 0 ", make light-emitting diode 650_1 luminous, and light-emitting diode 660_1 is not luminous, take and represents that standby voltage VSB1 and operating voltage VW1 are normal condition.
Otherwise, if standby voltage ready signal VSBR1 is low logic level " 0 ", and the output of lock 630_1 can produce the detection signal DS1 of low logic level " 0 " to the input of inverter 640_1.Then, inverter 640_1 by the detection signal DS1 of low logic level " 0 " carry out anti-phase after, produce the voltage signal VS3_1 of high logic level " 1 ".Because detection signal DS1 is that low logic level " 0 " and voltage signal VS3_1 are high logic level " 1 ", make light-emitting diode 650_1 not luminous, and light-emitting diode 660_1 is luminous, to represent that abnormal state occurs standby voltage VSB1.
On the other hand, if there is labile state in operating voltage VW1, the operating voltage ready signal VWR1 that DC conversion unit 130_1 can provide low logic level " 0 " to or the first input end of lock 620_1.Then, or lock 620_1 can carry out exclusive disjunction by the operating voltage ready signal VWR1 of the voltage signal VS1_1 of low logic level " 0 " and high voltage level " 0 ", with the voltage signal VS2_1 that produces high logic level " 1 " to and the first input end of lock 630_1.Now, no matter standby voltage ready signal VSBR1 is high logic level " 1 " or low logic level " 0 ", and the detection signal DS1 that the output of lock 630_1 produces is low logic level " 0 ".Then, inverter 640_1 by the detection signal DS1 of low logic level " 0 " carry out anti-phase after, produce the voltage signal VS3_1 of high logic level " 1 ".Because detection signal DS1 is that low logic level " 0 " and voltage signal VS3_1 are high logic level " 1 ", make light-emitting diode 650_1 not luminous, and light-emitting diode 660_1 is luminous, to represent that abnormal state occurs operating voltage VW1.
Thus, user just can, by the show state of light-emitting diode 650_1 and 660_1 (bright or do not work), learn whether standby voltage VSB1 and operating voltage VW1 are stable state.
In sum, embodiments of the invention replace traditional power supply unit by DC conversion unit powers, and all DC conversion unit can share an AC-DC converter, therefore can reduce the use cost of circuit.In addition; embodiments of the invention also can detect standby voltage, standby voltage ready signal, operating voltage and operating voltage ready signal by the first protective circuit, the second protective circuit and the voltage detecting module that are disposed at DC conversion unit, and testing result is shown on display unit.Thus, user just learns whether standby voltage and operating voltage labile state (for example overcurrent, overvoltage or low-voltage state) occurs fast, to overhaul.
Although the present invention discloses as above with embodiment, so it is not in order to limit the present invention, and the those of ordinary skill in any affiliated technical field, when doing a little change and retouching, and does not depart from the spirit and scope of the present invention.

Claims (10)

1. a server system, is applicable to receive the direct voltage that an AC-DC converter is sent, and this server system comprises:
One frame;
A plurality of motherboards, are inserted in respectively in this frame, produce a power supply signal when each those mainboard starting; And
A plurality of DC conversion unit, lay respectively in this frame, and each those DC conversion unit receives respectively this direct voltage; Wherein,
When each motherboard is inserted in this frame while being electrically connected with corresponding DC conversion unit, each those DC conversion unit produces a standby voltage and a standby voltage ready signal to this motherboard according to this direct voltage, and this motherboard enters holding state according to this standby voltage ready signal;
When this motherboard corresponding to each those DC conversion unit sends this power supply signal, this DC conversion unit receives this power supply signal, and producing an operating voltage and an operating voltage ready signal to this motherboard, this motherboard starts power supply according to this operating voltage ready signal.
2. server system according to claim 1, wherein, when each those motherboard is inserted in this frame while being electrically connected with corresponding DC conversion unit, this motherboard sends a signal in place to corresponding DC conversion unit.
3. server system according to claim 1, wherein those DC conversion unit comprise separately:
One first protective circuit, in order to receive this standby voltage, and when this standby voltage overvoltage, this protective circuit makes this standby voltage ready signal anergy; And
One second protective circuit, in order to receive this operating voltage, when this operating voltage overvoltage, this protective circuit makes this operating voltage ready signal anergy.
4. server system according to claim 3, wherein this first protective circuit comprises:
One first voltage detection unit, receives and detects this standby voltage, and to produce a standby voltage status signal, wherein this standby voltage status signal is in order to indicate the stable state of this standby voltage;
One first enable signal processing unit, couple this first voltage detection unit, receive this standby voltage status signal and one first enable signal, and according to this standby voltage status signal, determine the state of this first enable signal, when wherein this standby voltage is stablized, this first enable signal is effective, and when this standby voltage is unstable, this first enable signal is invalid;
One first latch lock unit, couples this first enable signal processing unit, and when this first enable signal is invalid, this first enable signal of this latch lock unit breech lock keeps disarmed state;
One first control unit, receives this first enable signal and produces according to this control signal, and when this first enable signal is effective, this control signal is effective, and when this first enable signal is invalid, this control signal is invalid; And
One first voltage conversion unit, couple this first control unit, when this control signal is effective, this voltage conversion unit receives this standby voltage and this standby voltage is converted to this standby voltage ready signal output, when this control signal is invalid, this voltage conversion unit cut-off receives this standby voltage; And
Wherein this second protective circuit comprises:
One second voltage detecting unit, receives and detects this operating voltage, and to produce an operating voltage status signal, wherein this operating voltage status signal is in order to indicate the stable state of this operating voltage;
One second enable signal processing unit, couple this second voltage detecting unit, receive this operating voltage status signal and one second enable signal, and according to this operating voltage status signal, determine the state of this second enable signal, wherein during this stable operating voltage, this second enable signal is effective, and when this operating voltage is unstable, this second enable signal is invalid;
One second latch lock unit, couples this second enable signal processing unit, and when this second enable signal is invalid, this second enable signal of this latch lock unit breech lock keeps disarmed state;
One second control unit, receives this second enable signal and produces according to this control signal, and when this second enable signal is effective, this control signal is effective, and when this second enable signal is invalid, this control signal is invalid; And
One second voltage converting unit, couple this second control unit, when this control signal is effective, this voltage conversion unit receives this operating voltage and this operating voltage is converted to this operating voltage ready signal output, when this control signal is invalid, this voltage conversion unit cut-off receives this operating voltage.
5. server system according to claim 1, wherein those DC conversion unit comprise separately:
One voltage detecting module, in order to receive this power supply signal, this standby voltage ready signal and this operating voltage ready signal, produce a detection signal, wherein work as this standby voltage ready signal and this operating voltage ready signal all effective, or this power supply signal and this standby voltage ready signal be all effectively time, this detection signal is the first state, when this power supply signal and this operating voltage ready signal all invalid, or this standby voltage ready signal is when invalid, this detection signal is the second state; And
One display unit, couples this voltage detecting module, in order to receive and to show this detection signal.
6. server system according to claim 5, wherein this voltage detecting module comprises:
One first inverter, its input receives this power supply signal, and its output produces one first voltage signal;
One or lock, its first input end receives this operating voltage ready signal, and its second input couples the output of this first inverter, and its output produces a second voltage signal;
One and lock, its first input end couples the output of this or lock, and its second input receives this standby voltage ready signal, and its output produces this detection signal.
7. server system according to claim 6, wherein this display unit comprises:
One light-emitting diode, its anode tap couples the output of this and lock, and its cathode terminal is coupled to earth terminal.
8. server system according to claim 6, wherein this voltage detecting module also comprises:
One second inverter, its input couples the output of this and lock, and its output produces a tertiary voltage signal; And
Wherein this display unit comprises:
One first light-emitting diode, its anode tap receives this detection signal, and its cathode terminal receives this tertiary voltage signal; And
One second light-emitting diode, its anode tap couples the cathode terminal of this first light-emitting diode, and its cathode terminal couples the anode tap of this first light-emitting diode.
9. server system according to claim 1, wherein those DC conversion unit also comprise separately:
One electric current and voltage retrieval unit, is connected to the baseboard management controller of this corresponding motherboard by a bus, receive this direct voltage, the relevant information of this direct voltage is sent to the baseboard management controller of this corresponding motherboard.
10. server system according to claim 1, wherein those DC conversion unit also comprise separately:
One switch unit, couple this corresponding motherboard, receive this standby voltage and this operating voltage, wherein when this corresponding motherboard is holding state, this switch unit is exported this standby voltage to this corresponding motherboard, when this motherboard of correspondence is open state, export this operating voltage to this corresponding motherboard.
CN201010571869.3A 2010-11-29 2010-11-29 Servomechanism system Expired - Fee Related CN102480233B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010571869.3A CN102480233B (en) 2010-11-29 2010-11-29 Servomechanism system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010571869.3A CN102480233B (en) 2010-11-29 2010-11-29 Servomechanism system

Publications (2)

Publication Number Publication Date
CN102480233A CN102480233A (en) 2012-05-30
CN102480233B true CN102480233B (en) 2014-04-02

Family

ID=46092751

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010571869.3A Expired - Fee Related CN102480233B (en) 2010-11-29 2010-11-29 Servomechanism system

Country Status (1)

Country Link
CN (1) CN102480233B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI525449B (en) * 2014-09-10 2016-03-11 緯創資通股份有限公司 Server control method and chassis controller

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3404723B2 (en) * 1994-06-22 2003-05-12 株式会社安川電機 Inrush current prevention device and method
CN201238284Y (en) * 2008-08-01 2009-05-13 青岛海信宽带多媒体技术股份有限公司 Power-on/off mute circuit and set-top box with the same
CN101854050A (en) * 2009-04-03 2010-10-06 英业达股份有限公司 Over-voltage protection device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3404723B2 (en) * 1994-06-22 2003-05-12 株式会社安川電機 Inrush current prevention device and method
CN201238284Y (en) * 2008-08-01 2009-05-13 青岛海信宽带多媒体技术股份有限公司 Power-on/off mute circuit and set-top box with the same
CN101854050A (en) * 2009-04-03 2010-10-06 英业达股份有限公司 Over-voltage protection device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特许第3404723号B2 2003.05.12

Also Published As

Publication number Publication date
CN102480233A (en) 2012-05-30

Similar Documents

Publication Publication Date Title
US8890374B2 (en) Uninterruptible power supply system for avoiding arcing generation and cabinet thereof
CN103138971A (en) Server cabinet system
CN102109581A (en) Test device of power supply
CN103928976A (en) Power system for data center
CN103809723A (en) Equipment cabinet and power source control method thereof
CN102480225B (en) Direct voltage supplying device
CN101478257B (en) Electric power inverter capable of parallel connection, inverter system and synchronization control method of the system
TWI430080B (en) Server system
CN102480233B (en) Servomechanism system
US20140067149A1 (en) Computing device and method for dynamically regulating solar power
CN102023694A (en) Power supply management apparatus, electronic equipment and power supply management method
US20100149731A1 (en) Electrical panel
CN102214952B (en) Uninterruptible power supply system for avoiding electric arc generation and cabinet with same
CN106648008A (en) Power supply system of blade server
CN102890553A (en) Memory and memory power supply system with same
CN102213991A (en) Standby voltage supply system of server
CN105005727A (en) Control system based on dynamic password and USBKEY and control method for control system
CN108279763A (en) A kind of high-reliability server board power-supply system
CN109905018B (en) Power supply system and control method thereof
CN103245921B (en) Power supply testing system
CN202183077U (en) Multi-source power system
CN105262354A (en) Alternating-current power source detection device
CN213937946U (en) Multi-power supply system for explosion-proof network camera
CN105159417A (en) Anti-lightning project server with deterioration indication function
CN205509846U (en) Ammeter power failure intelligence circuit of checking meter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140402