CN102236629B - System and method for identifying serial interface signal - Google Patents
System and method for identifying serial interface signal Download PDFInfo
- Publication number
- CN102236629B CN102236629B CN201010151954.4A CN201010151954A CN102236629B CN 102236629 B CN102236629 B CN 102236629B CN 201010151954 A CN201010151954 A CN 201010151954A CN 102236629 B CN102236629 B CN 102236629B
- Authority
- CN
- China
- Prior art keywords
- signal
- management controller
- reading
- baseboard management
- server
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a system for identifying serial interface signal, which operates in a substrate management controller. The substrate management controller is positioned in a server. The system comprises a reading module for periodically reading signal entering from a serial interface of the server from a cache of the substrate management controller, an identifying module for identifying the read signal and judging whether the read signal is a terminal mode instruction processed by the substrate management controller, and a processing module for transmitting the terminal mode instruction to be processed by a processing program for processing the terminal mode instruction in the substrate management controller when the read signal is the terminal mode instruction, and further for transmitting the read signal to be processed by an operation system of the server through a south bridge chip of the server when the read signal is not the terminal mode instruction. The invention further provides a method for identifying serial interface signal.
Description
Technical field
The present invention relates to a kind of rs 232 serial interface signal recognition system and method.
Background technology
Manufacturer server developed IPMI (the Intelligent Platform Management Interface for cross platform system management from 1998, IPMI) standard, its object is to provide the management functions such as hot plug, monitoring, alarm, daily record, assets, safety and remote maintenance for server.Wherein, all IPMI functions are all by having come to baseboard management controller (Base Board Management Controller, BMC) transmitting terminal mode command.Comprise to the signal of operating system process and to the terminal pattern order of baseboard management controller process from the signal of server serial ports input.Be sent to this operating system by South Bridge chip to the signal demand of operating system process process through Super I/O (Super Input/Output, super input and output) chip.And need to be sent to baseboard management controller by special UART (Universal AsynchronousReceiver/Transmitter: Universal Asynchronous Receive/dispensing device) to the terminal pattern order of baseboard management controller process and process.
As shown in Figure 1, be for the treatment of to the rs 232 serial interface signal of operating system and to the basic framework schematic diagram of terminal pattern order two kinds of signals of baseboard management controller in classic method.Adopt switch MUX (Multiplexer: a multiplexer) chip to connect Super I/O chip and baseboard management controller in classic method simultaneously, when needs are issued orders to operating system by serial ports, just control MUX chip tangential Super I/O chip one end, when under needs are to baseboard management controller during terminal pattern order, then tangential baseboard management controller one end of control MUX chip.The above mode needs to add the switching that extra switch MUX chip carrys out control signal, and needs Super I/O chip and baseboard management controller to meet operating system to the needs of rs 232 serial interface signal and artificial needs of issuing orders to baseboard management controller simultaneously.Cause design cost high like this, also must consider when manual switchover is carried out to switch MUX chip, be unfavorable for the development and Design of firmware.
Summary of the invention
In view of above content, be necessary to provide a kind of rs 232 serial interface signal recognition system, it can allow baseboard management controller automatically identify the signal that serial ports enters, if terminal pattern order, then by oneself, if to the rs 232 serial interface signal of operating system process, then the operating system being sent to server processes.
There is a need to provide a kind of rs 232 serial interface signal recognition methods, it can allow baseboard management controller automatically identify the signal that serial ports enters, if terminal pattern order, then by oneself, if to the rs 232 serial interface signal of operating system process, then the operating system being sent to server processes.
Described rs 232 serial interface signal recognition system, run in baseboard management controller, this baseboard management controller is arranged in server, and this system comprises: read module, for periodically reading the signal entered from the serial ports of described server from the buffer memory of described baseboard management controller; Identification module, for identifying the signal of described reading, judges whether the signal of this reading is to the terminal pattern order of described baseboard management controller process; Processing module, for when the signal of described reading is terminal pattern order, is sent to this terminal pattern order the handling procedure processing this terminal pattern order in described baseboard management controller and processes; The operating system that the signal of this reading is sent to described server by the South Bridge chip of described server also for when the signal of described reading is not terminal pattern order, processes by described processing module.
Described rs 232 serial interface signal recognition methods, be applied in baseboard management controller, this baseboard management controller is arranged in server, and the method comprising the steps of: (a1) periodically reads the signal entered from the serial ports of described server from the buffer memory of described baseboard management controller; (a2) signal of described reading is identified, judge whether the signal of this reading is to the terminal pattern order of described baseboard management controller process; (a3) if the signal of described reading is terminal pattern order, this terminal pattern order is sent to the handling procedure processing this terminal pattern order in described baseboard management controller and processes; (a4) if the signal of described reading is not terminal pattern order, the operating system that the signal of described reading is sent to described server by the South Bridge chip of described server is processed.
Compared to prior art, described rs 232 serial interface signal recognition system and method, eliminate the Super I/O chip in classic method and switch MUX chip, baseboard management controller is utilized automatically to identify the signal that serial ports enters, if terminal pattern order, then by oneself, if give the rs 232 serial interface signal of operating system, the operating system being then sent to server processes, and reduces design cost.
Accompanying drawing explanation
Fig. 1 is for the treatment of to the rs 232 serial interface signal of operating system and to the basic framework schematic diagram of terminal pattern order two kinds of signals of baseboard management controller in classic method.
Fig. 2 is the operation Organization Chart of rs 232 serial interface signal recognition system in present pre-ferred embodiments.
Fig. 3 is the process flow diagram of rs 232 serial interface signal recognition methods preferred embodiment of the present invention.
Main element symbol description
| Server | 1 |
| Serial ports | 2 |
| UART | 3 |
| Baseboard management controller | 4 |
| South Bridge chip | 5 |
| Operating system | 6 |
| Buffer memory | 40 |
| Rs 232 serial interface signal recognition system | 41 |
| Read module | 410 |
| Identification module | 411 |
| Processing module | 412 |
Embodiment
As shown in Figure 2, be the operation Organization Chart of rs 232 serial interface signal recognition system in present pre-ferred embodiments.This rs 232 serial interface signal recognition system 41 runs in baseboard management controller 4, and this baseboard management controller 4 is installed in the server 1.Described server 1 also comprises serial ports 2, UART3 (Universal Asynchronous Receiver/Transmitter: Universal Asynchronous Receive/dispensing device), South Bridge chip 5 and operating system 6.
The signal entered from described serial ports 2 is sent in the buffer memory 40 of described baseboard management controller 4 by described UART3, so that described rs 232 serial interface signal recognition system 41 reads signal from this buffer memory 40, and described baseboard management controller 4 to directly to carry out processing or being sent to described operating system 6 by described South Bridge chip 5 processing this signal according to the kind of signal.Described rs 232 serial interface signal recognition system 41 comprises read module 410, identification module 411 and processing module 412.Below in conjunction with Fig. 3, each functional module of this rs 232 serial interface signal recognition system 41 is described in detail.
As shown in Figure 3, be the process flow diagram of rs 232 serial interface signal recognition methods preferred embodiment of the present invention.
Step S01, described read module 410 periodically reads the signal entered from described serial ports 2 from described buffer memory 40, e.g., reads once every 300ms.
Step S02, described identification module 411 identifies read signal, judges whether the signal of this reading is the terminal pattern order needing to process to described baseboard management controller 4, if terminal pattern order, then perform step S03, otherwise perform step S04.Particularly, all terminal pattern orders all meet IPMI (Intelligent Platform ManagementInterface: IPMI) specification, therefore, described identification module 411 is by judging whether the signal read meets IPMI specification to judge the terminal pattern order whether this signal processes to described baseboard management controller 4 as needs.Such as, the signal read from described buffer memory 40 is 20 601, for meeting the terminal pattern order of " acquisition EIC equipment identification code " in IPMI specification, needs to process to described baseboard management controller 4.And for example, the signal read from buffer memory 40 is the hexadecimal data of FAFC 00 04 00 09, and the hexadecimal data of this reading does not meet IPMI specification, then need to give described operating system 6 and process.
Step S03, the handling procedure of this terminal pattern order of process that read terminal pattern order is sent in described baseboard management controller 4 by described processing module 412 processes, and flow process enters step S05.
Step S04, the rs 232 serial interface signal of read nonterminal mode command is sent to described operating system 6 by described South Bridge chip 5 and processes by described processing module 412.Specifically, this rs 232 serial interface signal is sent to described operating system 6 through South Bridge chip 5 by interfaces such as KCS (Keyboard Controller Style: keyboard controller mode), SMIC (System Management Interface Chip: management interface chip) or BT (One-Block Transfer: monolithic transmits) by this processing module 412.
Step S05, the data in described buffer memory 40 empty by described processing module 412, and to record this buffer memory be empty buffer memory, so that this buffer memory 40 goes the data receiving other again.This place it should be noted that, the signal that multiple buffer memory 40 enters for receiving described serial ports 2 is comprised at described baseboard management controller 4, described read module 410 can process by the signal read in these buffer memorys 40 that goes sequentially, for convenience of description, in the accompanying drawing of the embodiment of the present invention, illustrate only a buffer memory 40.
Above embodiment is only in order to illustrate technical scheme of the present invention and unrestricted, although with reference to preferred embodiment to invention has been detailed description, those of ordinary skill in the art is to be understood that, can modify to technical scheme of the present invention or equivalent replacement, and not depart from the spirit and scope of technical solution of the present invention.
Claims (8)
1. a rs 232 serial interface signal recognition system, runs in baseboard management controller, and this baseboard management controller is installed in the server, and it is characterized in that, this system comprises:
Read module, for periodically sequentially reading the signal entered from the serial ports of described server from multiple buffer memorys of described baseboard management controller;
Identification module, for identifying the signal of described reading, by judging whether the signal read meets IPMI IPMI specification and judge whether the signal of this reading is to the terminal pattern order of described baseboard management controller process;
Processing module, for when the signal of described reading is terminal pattern order, the handling procedure this terminal pattern order being sent to this terminal pattern order of process in described baseboard management controller processes; And
The operating system that the signal of this reading is sent to described server by the South Bridge chip of described server also for when the signal of described reading is not terminal pattern order, processes by described processing module.
2. rs 232 serial interface signal recognition system as claimed in claim 1, is characterized in that, the data in described buffer memory also for after processing the signal of described reading, empty by described processing module, and to mark this buffer memory be empty buffer memory.
3. rs 232 serial interface signal recognition system as claimed in claim 1, it is characterized in that, the signal of described reading is sent to described operating system through described South Bridge chip by keyboard controller mode interface, management interface chip interface or monolithic transmission interface by described processing module.
4. rs 232 serial interface signal recognition system as claimed in claim 1, it is characterized in that, the described signal entered from serial ports is sent in described buffer memory by the Universal Asynchronous Receive/dispensing device described server.
5. a rs 232 serial interface signal recognition methods, is applied in baseboard management controller, and this baseboard management controller is installed in the server, and it is characterized in that, the method comprising the steps of:
(a1) periodically from multiple buffer memorys of described baseboard management controller, the signal entered from the serial ports of described server is sequentially read;
(a2) signal of described reading is identified, by judging whether the signal read meets IPMI IPMI specification and judge whether the signal of this reading is to the terminal pattern order of described baseboard management controller process;
(a3) if the signal of described reading is terminal pattern order, this terminal pattern order is sent to the handling procedure processing this terminal pattern order in described baseboard management controller and processes;
(a4) if the signal of described reading is not terminal pattern order, the operating system that the signal of this reading is sent to described server by the South Bridge chip of described server is processed.
6. rs 232 serial interface signal recognition methods as claimed in claim 5, it is characterized in that, the method also comprises step:
After the signal of described reading is processed, the data in described buffer memory are emptied, and to mark this buffer memory be empty buffer memory.
7. rs 232 serial interface signal recognition methods as claimed in claim 5, it is characterized in that, in step (a4), the signal of described reading is transferred into described operating system by keyboard controller mode interface, management interface chip interface or monolithic transmission interface through described South Bridge chip.
8. rs 232 serial interface signal recognition methods as claimed in claim 5, it is characterized in that, the method also comprises step:
The signal entered from described serial ports is sent in described buffer memory by the Universal Asynchronous Receive/dispensing device in described server.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010151954.4A CN102236629B (en) | 2010-04-21 | 2010-04-21 | System and method for identifying serial interface signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010151954.4A CN102236629B (en) | 2010-04-21 | 2010-04-21 | System and method for identifying serial interface signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102236629A CN102236629A (en) | 2011-11-09 |
| CN102236629B true CN102236629B (en) | 2015-04-15 |
Family
ID=44887288
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010151954.4A Expired - Fee Related CN102236629B (en) | 2010-04-21 | 2010-04-21 | System and method for identifying serial interface signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102236629B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105468562B (en) * | 2015-11-13 | 2018-09-14 | 上海兆芯集成电路有限公司 | Chipset and server system |
| CN108287797A (en) * | 2018-02-28 | 2018-07-17 | 郑州云海信息技术有限公司 | BMC serial ports rate adjustment system, method and the storage medium of server |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1605973A (en) * | 2003-10-08 | 2005-04-13 | 广达电脑股份有限公司 | Far end remote control unit |
| CN1908902A (en) * | 2005-08-03 | 2007-02-07 | 宏正自动科技股份有限公司 | System of managing peripheral interfaces in ipmi architecture and method thereof |
| CN101046785A (en) * | 2006-03-31 | 2007-10-03 | 联想(北京)有限公司 | Method and device for limitting command of base plate management controller |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100403727C (en) * | 2004-04-21 | 2008-07-16 | 华为技术有限公司 | A device and method for transmitting data packet editing command |
| US20070226377A1 (en) * | 2006-02-09 | 2007-09-27 | Dell Products L.P. | Detecting parameters of a system UART and matching those parameters in a serial-over-LAN (SOL) UART |
| US8838856B2 (en) * | 2007-02-16 | 2014-09-16 | Emulex Corporation | Virtual universal asynchronous receiver transmitter for server systems |
-
2010
- 2010-04-21 CN CN201010151954.4A patent/CN102236629B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1605973A (en) * | 2003-10-08 | 2005-04-13 | 广达电脑股份有限公司 | Far end remote control unit |
| CN1908902A (en) * | 2005-08-03 | 2007-02-07 | 宏正自动科技股份有限公司 | System of managing peripheral interfaces in ipmi architecture and method thereof |
| CN101046785A (en) * | 2006-03-31 | 2007-10-03 | 联想(北京)有限公司 | Method and device for limitting command of base plate management controller |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102236629A (en) | 2011-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103136138B (en) | Chip, chip debugging method and communication method for chip and external devices | |
| CN102081568B (en) | Multi-motherboard server system | |
| CN102576339A (en) | Multi-protocol storage device bridge | |
| US20060159115A1 (en) | Method of controlling information processing system, information processing system, direct memory access control device and program | |
| CN101996128A (en) | Hard disk state indicator lamp control system | |
| CN101344931A (en) | RFID integration machine | |
| CN109828933B (en) | NCSI function network card and method for realizing NCSI function of network card | |
| CN100399289C (en) | Computer, IO expansion device and method for recognizing connection of IO expansion device | |
| CN102840992A (en) | Satellite-borne self-testing method based on satellite network | |
| CN102103565A (en) | Advanced high-performance system bus connecting device and method | |
| CN102253845A (en) | Server system | |
| CN102236629B (en) | System and method for identifying serial interface signal | |
| US20140068352A1 (en) | Information processing apparatus and fault processing method for information processing apparatus | |
| CN101699416B (en) | Communication method and system between host computer and card reader with multiple card holders | |
| CN102455965A (en) | Electronic device test system and method | |
| CN110096291A (en) | Power management chip upgrades circuit, method and the network equipment | |
| CN102147739A (en) | Multi-mainboard server system and network-driving method thereof | |
| US20150237145A1 (en) | Information processing system and method | |
| CN105354165A (en) | PCIE (Peripheral Component Interface Express) network card and server system | |
| CN102420706B (en) | Management board in switch and switch | |
| US20130067130A1 (en) | Bus control apparatus and bus control method | |
| CN102831086B (en) | Method and device for managing hard disk system | |
| CN103916230A (en) | Sensor identification method, host computer, sensor and sensor identification system | |
| CN102023909A (en) | Mainboard debugging system and externally-connected debugging board thereof | |
| CN113704053B (en) | Cabinet asset management device and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY CO., LTD. Effective date: 20150311 Owner name: SCIENBIZIP CONSULTING (SHENZHEN) CO., LTD. Free format text: FORMER OWNER: HONGFUJIN PRECISE INDUSTRY (SHENZHEN) CO., LTD. Effective date: 20150311 Owner name: ZHONGSHAN YUNCHUANG INTELLECTUAL PROPERTY SERVICE Free format text: FORMER OWNER: SCIENBIZIP CONSULTING (SHENZHEN) CO., LTD. Effective date: 20150311 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 518109 SHENZHEN, GUANGDONG PROVINCE TO: 528437 ZHONGSHAN, GUANGDONG PROVINCE |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20150311 Address after: 528437 Guangdong province Zhongshan Torch Development Zone, Cheung Hing Road 6 No. 222 north wing trade building room Applicant after: Zhongshan yunchuang Intellectual Property Service Co.,Ltd. Address before: 518109 Guangdong province Shenzhen city Longhua District Dragon Road No. 83 wing group building 11 floor Applicant before: SCIENBIZIP CONSULTING (SHEN ZHEN) Co.,Ltd. Effective date of registration: 20150311 Address after: 518109 Guangdong province Shenzhen city Longhua District Dragon Road No. 83 wing group building 11 floor Applicant after: SCIENBIZIP CONSULTING (SHEN ZHEN) Co.,Ltd. Address before: 518109 Guangdong city of Shenzhen province Baoan District Longhua Town Industrial Zone tabulaeformis tenth East Ring Road No. 2 two Applicant before: HONG FU JIN PRECISION INDUSTRY (SHENZHEN) Co.,Ltd. Applicant before: HON HAI PRECISION INDUSTRY Co.,Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150415 Termination date: 20150421 |
|
| EXPY | Termination of patent right or utility model |