CN102158403B - Efficient data stream transmission communication structure suitable for on chip network and operating method thereof - Google Patents
Efficient data stream transmission communication structure suitable for on chip network and operating method thereof Download PDFInfo
- Publication number
- CN102158403B CN102158403B CN201110071734.5A CN201110071734A CN102158403B CN 102158403 B CN102158403 B CN 102158403B CN 201110071734 A CN201110071734 A CN 201110071734A CN 102158403 B CN102158403 B CN 102158403B
- Authority
- CN
- China
- Prior art keywords
- module
- data
- communication unit
- transmission
- memory module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses an efficient data stream transmission communication structure suitable for an on chip network and an operating method thereof. Processing procedures of data streams in the process of information transmission are taken as guidance. The structure comprises a package module of the data streams in a resource node module, a sending and storing module, a sending data stream state registration and sending control module, an arbitration judgment control module, an exchange switching array, a receiving data stream state registration and receiving control module, a receiving and storing module, an unpacking module in a destination resource node module and an external resource node routing module. According to the invention, mass data transmission between resource routing nodes of the on chip network can be efficiently and safely realized; the extended function is good; the structure division is clear; and the improvement are easily performed aiming at different design needs.
Description
Technical field
The present invention relates to a kind of efficient data flow transmission communication system and method for work thereof that is applicable to network-on-chip, belong to communication technical field.
Background technology
Network-on-chip, the English NOC that is called for short, refer on single-chip integrated a large amount of computational resource and the SOC (system on a chip) that connects the communication network of these resources, comprise and calculating and two subsystems of communicating by letter, the network that Communications Processor Module and interconnection line therebetween form is called as chip-on communication network.
At present; though the research heat of a specified duration for NOC does not wane, and mostly concentrates on theoretical research and laboratory exploratory stage, there is no the product of scale; one of the main reasons is exactly that difficulty has that high efficient and reliable, protocol security are complete, the communication structure of flexible standard, and these improve the crucial direction of systematic function just.
For the design of chip-on communication network, emphasis of the present invention is as follows: module design, and nuclear interface standardizing, improves the adaptability to NOC topological structure; Adopt alteration switch array structure to set up data transmission channel, transfer of data is parallel, high efficient and reliable; The tunnel technology that adopts many buffer memorys, data stream transmitting performance is efficient; The clear pack arrangement of dividing data compactly, to formulate reasonable safe communication protocol.
Summary of the invention
For the deficiencies in the prior art, the present invention proposes a kind of efficient data flow transmission communication system and method for work thereof that is applicable to network-on-chip, in design with promotion multilayer NOC system, realize efficient communication between resource node, and make communication interface standard, the present invention be particularly useful for the data stream transmitting treatment system that bulk information was processed and transmitted to needs.Can produce through integrated circuit technology design, be embodied as efficient multiple nucleus system.
The technical scheme of transport communication system of the present invention is as follows:
A kind of efficient data flow transmission communication system that is applicable to network-on-chip, it is characterized in that, transport communication system comprises a plurality of data analysis layers, and each data analysis layer comprises a plurality of communication units, alteration switch array 108, arbitration control module 107 and interlayer communication unit;
Communication unit in described a plurality of communication unit comprises resource node module 101, send data flow state deposits and sends control module 105, sends memory module 106, receives memory module 109 and receiving data stream state is deposited and receives control module 110; Described resource node module 101 comprises packetization module 103, parse module 104 and data operation processing module 102; Wherein sending memory module 106 is connected with alteration switch array 108 by data/address bus respectively with reception memory module 109; Data operation processing module 102 and packetization module 103, send data flow state and deposit and send control module 105 and send memory module 106 orders and be connected; Data operation processing module 102 also with parse module 104, receive memory module 109 and receiving data stream state and deposit and receive control module 110 orders and be connected;
In data analysis layer, described arbitration control module 107 is connected with interlayer communication unit with each communication unit in alteration switch array 108, described a plurality of communication units respectively by control bus; Described alteration switch array 108 is two-dimensional grid matrix form, each in two-dimensional grid line represents a circuit-switched data bus 401, by i, j, represent that ground i is capable, the intersection point of j row, at the grid intersection point ij403 place of i ≠ j, all have switch arrays 402 to control it and whether be communicated with, closed this switch can be communicated with the transmission channel of ij resource node module; Described interlayer communication unit comprises that outer resource node routing module 111, interlayer receive memory module 112 and interlayer sends memory module 113; Described interlayer receives memory module 112 and by data/address bus, is connected with alteration switch array 108 respectively with interlayer transmission memory module 113;
Described transmission memory module 106 comprises the first buffer memory selection module 302-1, sends buffer memory 303 and send and select module 304; Described reception memory module 109 comprises the second buffer memory selection module 302-2, receives and select module 305 and receive buffer memory 306; Send memory module 106 and receive memory module 109 and form storing virtual passage;
The outer resource node routing module 111 of all data analysis layers is connected with each other by data/address bus;
The communication unit of initiating communication is source communication unit; The communication unit of received communication is object communication unit; The data analysis layer at source communication unit place is source data processing layer; The data analysis layer at object communication unit place is destination data processing layer; Source communication unit and object communication unit, when same data analysis layer, are called with layer; Source communication unit and object communication unit, not when same data analysis layer, are called different layer.
A method of work that is applicable to the efficient data flow transmission communication system of network-on-chip, is characterized in that, method of work is as follows:
1), in source communication unit, resource node module 101 is added packet header bag tail by data to be sent by packetization module 103 and is formed a packet;
2) in source communication unit, packet first buffer memory in sending memory module 106 selects module 302-1 to be loaded into the transmission buffer memory 303 of corresponding object source communication unit, send memory module 106 and extract contained packet state information in packet header, and the arbitration control module 107 being sent in source data processing layer is carried out transmission state judgement processing;
3) in source data processing layer, arbitration control module 107 is carried out transmission state judgement and is processed: first judge that whether source communication unit and object communication unit are with layer, if with layer, carry out step a); If different layer carries out step b):
A): in source data processing layer, arbitration control module 107 is controlled alteration switch array 108 closed respective switch according to passage arbitration method for building up, be communicated with the transmission memory module 106 of source communication unit and the reception memory module 109 of object communication unit, set up transmission channel;
B): in source data processing layer, arbitration control module 107 is controlled alteration switch array 108 closed respective switch according to passage arbitration method for building up, be communicated with the interlayer transmission memory module 113 that sends memory module 106 and interlayer communication unit, through outer resource node routing module 111, control the interlayer reception memory module 112 that sends memory module 113 and destination data processing layer between connectivity layer, in destination data processing layer, through arbitration control module 107, control connectivity layer and indirectly receive the reception memory module 109 in memory module 112 and object communication unit, set up transmission channel,
Passage arbitration method for building up described in step 3), is specially:
If i. there is no data congestion race condition, arbitration control module 107 is controlled alteration switch array 108 and is communicated with corresponding data transmission channel, sets up the transmission channel of 109 of the transmission memory module 106 of source communication unit and the reception memory modules of object communication unit and replys to arbitration control module 107;
Ii. if any there is data congestion race condition, arbitrate control module 107 and utilize dynamic priority lookup method to judge the priority of each data transmission channel; If network-on-a-chip allows to interrupt occurring, under arbitration control module 107 is controlled, the low data channel of priority is made way for the data channel transmission that priority is high; The transmission memory module 106 of source communication unit is communicated with the reception memory module 109 of object communication unit;
Dynamic priority lookup method is:
1.. arbitration control module 107 includes priority state register group, when network-on-chip electrifying startup, in priority state register group, loads default value, and priority state register group identifies the default priority of each data transmission channel; When network-on-chip moves, the adjustment of priority state register group timing cycle once, becomes the priority of the data transmission channel that priority is the highest minimum, and the priority of remainder data transmission channel improves respectively one-level;
2.. when data congestion is competed, arbitration control module 107 is the priority height of the sign of the transmission priority in packet packet header 204 in each data transmission channel first relatively, and the high person of priority is prior to the low person's transmission of priority; When priority height is identical, arbitration control module 107 Query priority status register groups, confirm the prioritised transmission of data transmission channel sequentially;
4) sending data flow state deposits and sends the transmission channel of control module 105 according to step 3) foundation, controlling the transmission buffer memory 303 of packet in source communication unit selects module 304 to transfer to the reception memory module 109 in object communication unit through sending, the reception receiving in memory module 109 selects module 305 that packet is loaded into the reception buffer memory 306 corresponding to source communication unit, using packet bag tail as finishing sign, finish transmission;
5) accepting state in object communication unit is deposited and is received control module 110, cancels used transmission channel, and notifies the resource node module 101 in object communication unit to extract packet;
6) in object communication unit, data operation processing module 102 is extracted the data of packets: the data of selecting module 302-2 to take out packet from receive buffer memory 306 by the second buffer memory receiving in memory module 109, by parse module 104 unpack and usage data bag in data.
Packetization module in resource node module is used for data preparation to be sent to become packet, and adds packet header bag mantissa certificate, and the transmission of header data sign starts, and provides packet all kinds of state informations simultaneously, and bag tail is used for indicating the end of transmission.The state information of the beginning of packet header identification data packet and the various needs of packet wherein, it is respectively 31～30 according to data bit: data type sign 201; 29～26: source and object resource node place layer sequence number sign 202; 25～22: place layer is endogenous identifies 203 with object resource node sequence number; 21～18: notebook data bag transmission priority sign 204; 17: Transmission allows sign 205; 16～15: retain stand-by 206; 15～0: data stream packets length mark 207.The end of bag tail identification data packet.
Send memory module for different object resource nodes are ready for sending to buffer memory, deposit and under control module, has controlled data transmission with sending sending data flow state.
Arbitration control module is used for realizing the control that data exchange channel is set up, and congested according to the competition of dynamic priority lookup method deal with data.
Receive memory module for different resource nodes is prepared to receive buffer memory separately, at receiving data stream state, deposit and receive control module and realize data receiver under controlling.
Parse module, for unpacking after receiving packet, recovers the data of transmission and send further processing.
Outer resource node routing module for the object resource node when data flow the expansion during not at this layer transmit.
Tool of the present invention has the following advantages:
The present invention is directed to data stream transmitting data, by each functional unit block, nuclear interface standardizing, strengthens the adaptability to NOC topological structure; Handling process orderliness to data flow is clear, adopts alteration switch array structure to set up data transmission channel, and transfer of data is parallel, high efficient and reliable; The tunnel technology that adopts many buffer memorys, is convenient to the processing to data congestion greatly, and data stream transmitting performance is efficient; Interlayer method for routing reduces the burden of resource node significantly; Clear succinct dividing data pack arrangement, the reasonable safety of formulation of communication protocol, this transport communication system is transmitting data stream fast and safely, has good flexibility and practicality.
Accompanying drawing explanation
Fig. 1 is the structural representation of same data analysis layer of the present invention;
Fig. 2 is packet middle wrapping head form schematic diagram after packing of the present invention;
Fig. 3 is that the Memory Extension passage of transmission memory module 106 of the present invention forms schematic diagram;
Fig. 4 is alteration switch array schematic diagram of the present invention;
Wherein, 101, resource node module; 102, data operation processing module; 103, packetization module; 104, parse module; 105, sending data flow state deposits and sends control module; 106, send memory module; 107, arbitration control module; 108, alteration switch array; 109, receive memory module; 110, receiving data stream state is deposited and is received control module; 111, outer resource node routing module; 112, interlayer receives memory module; 113, interlayer sends memory module;
201, data type sign; 202, source and object resource node place layer sequence number sign; 203, place layer is endogenous identifies with object resource node sequence number; 204, notebook data bag transmission priority sign; 205, Transmission allows sign; 206, retain stand-by; 207, data stream packets length mark;
302-1, the first buffer memory are selected module; 302-2, the second buffer memory are selected module; 303, send buffer memory; 304, send and select module; 305, receive and select module; 306, receive buffer memory;
401, data/address bus; 402, grid intersection point; 403, switch arrays.
Embodiment
Below by drawings and Examples, to of the present invention, be described in further detail, but be not limited to this.
Embodiment 1,
As shown in Figure 1, a kind of efficient data flow transmission communication system that is applicable to network-on-chip, it is characterized in that, transport communication system comprises a plurality of data analysis layers, and each data analysis layer comprises a plurality of communication units, alteration switch array 108, arbitration control module 107 and interlayer communication unit;
Described communication unit comprises resource node module 101, send data flow state deposits and sends control module 105, sends memory module 106, receives memory module 109 and receiving data stream state is deposited and receives control module 110; Described resource node module 101 comprises packetization module 103, parse module 104 and data operation processing module 102; Wherein sending memory module 106 is connected with alteration switch array 108 by data/address bus respectively with reception memory module 109; Data operation processing module 102 and packetization module 103, send data flow state and deposit and send control module 105 and send memory module 106 orders and be connected; Data operation processing module 102 also with parse module 104, receive memory module 109 and receiving data stream state and deposit and receive control module 110 orders and be connected;
In data analysis layer, described arbitration control module 107 is connected with alteration switch array 108, each communication unit and interlayer communication unit respectively by control bus; Described alteration switch array 108 is two-dimensional grid matrix form, each in two-dimensional grid line represents a circuit-switched data bus 401, by i, j, represent that ground i is capable, the intersection point of j row, at the grid intersection point ij403 place of i ≠ j, all have switch arrays 402 to control it and whether be communicated with, closed this switch can be communicated with the transmission channel of ij resource node module; Described interlayer communication unit comprises that outer resource node routing module 111, interlayer receive memory module 112 and interlayer sends memory module 113; Described interlayer receives memory module 112 and by data/address bus, is connected with alteration switch array 108 respectively with interlayer transmission memory module 113;
Described transmission memory module 106 comprises the first buffer memory selection module 302-1, sends buffer memory 303 and send and select module 304; Described reception memory module 109 comprises the second buffer memory selection module 302-2, receives and select module 305 and receive buffer memory 306; Send memory module 106 and receive memory module 109 and form storing virtual passage;
The outer resource node routing module 111 of all data analysis layers is connected with each other by data/address bus;
The communication unit of initiating communication is source communication unit; The communication unit of received communication is object communication unit; The data analysis layer at source communication unit place is source data processing layer; The data analysis layer at object communication unit place is destination data processing layer; Source communication unit and object communication unit, when same data analysis layer, are called with layer; Source communication unit and object communication unit, not when same data analysis layer, are called different layer.
Figure 2 shows that the data format in packet, Senior Two position 201 signs distinguish general data and data packet header, wrap tail.Header data comprises: source and object resource node place layer sequence number identify 202 fields, for identifying the layer sequence number at source and the object resource node place of multilayer NOC packet; Source and object resource node be sequence number sign 203 in its place layer, and the sequence number for identifying resource node at self place layer together forms the ID of each resource node with layer sequence number sign; Notebook data bag transmission priority sign 204, for judging for arbitration modules provides arbitration when there is data congestion, determines order of priority, simultaneously also for control interruption in the situation that allowing transmission of data packets to interrupt occurring; Transmission allows sign 205, in order to identify whether allow to be interrupted to make way for the packet prioritised transmission that priority level is higher in this transmission of data packets; Data stream packets length mark 207, in order to identification data packet length, meets the specific needs to processing data packets.
Fig. 3 is storing virtual passage, resource node module is selected module 302-1 to deliver to through the first buffer memory transmission packet and is sent buffer memory 303, send buffer memory 303 and prepare separately a transmission buffer memory for other each resource node modules in layer and the outer resource node module of layer, data cached bag selects module 304 to send through sending thereafter.During reception, packet selects module 305 to send into reception buffer memory 306 through receiving, for other each resource nodes in layer, prepare separately one with the outer resource node of layer and receive buffer memory, object resource node selects module 302-2 that packet is delivered to reception resource node through the second buffer memory.
Figure 4 shows that alteration switch array, it is two-dimensional grid matrix form, each line represents a circuit-switched data bus 401, by i, j, represent that ground i is capable, the intersection point of j row, at the grid intersection point ij403 place of i ≠ j, all have a switch arrays 402(to be designated switch arrays ij) to control it and whether be communicated with, closed this switch can be communicated with the transmission channel of ij resource node.
Embodiment 2,
A method of work that is applicable to the efficient data flow transmission communication system of network-on-chip, is characterized in that, method of work is as follows:
1), in source communication unit, resource node module 101 is added packet header bag tail by data to be sent by packetization module 103 and is formed a packet;
2) in source communication unit, packet first buffer memory in sending memory module 106 selects module 302-1 to be loaded into the transmission buffer memory 303 of corresponding object source communication unit, send memory module 106 and extract contained packet state information in packet header, and the arbitration control module 107 being sent in source data processing layer is carried out transmission state judgement processing;
3) in source data processing layer, arbitration control module 107 is carried out transmission state judgement and is processed: first judge that whether source communication unit and object communication unit are with layer, if with layer, carry out step a); If different layer carries out step b):
A): in source data processing layer, arbitration control module 107 is controlled alteration switch array 108 closed respective switch according to passage arbitration method for building up, be communicated with the transmission memory module 106 of source communication unit and the reception memory module 109 of object communication unit, set up transmission channel;
B): in source data processing layer, arbitration control module 107 is controlled alteration switch array 108 closed respective switch according to passage arbitration method for building up, be communicated with the interlayer transmission memory module 113 that sends memory module 106 and interlayer communication unit, through outer resource node routing module 111, control the interlayer reception memory module 112 that sends memory module 113 and destination data processing layer between connectivity layer, in destination data processing layer, through arbitration control module 107, control connectivity layer and indirectly receive the reception memory module 109 in memory module 112 and object communication unit, set up transmission channel,
Passage arbitration method for building up described in step 3), is specially:
If i. there is no data congestion race condition, arbitration control module 107 is controlled alteration switch array 108 and is communicated with corresponding data transmission channel, sets up the transmission channel of 109 of the transmission memory module 106 of source communication unit and the reception memory modules of object communication unit and replys to arbitration control module 107;
Ii. if any there is data congestion race condition, arbitrate control module 107 and utilize dynamic priority lookup method to judge the priority of each data transmission channel; If network-on-a-chip allows to interrupt occurring, under arbitration control module 107 is controlled, the low data channel of priority is made way for the data channel transmission that priority is high; The transmission memory module 106 of source communication unit is communicated with the reception memory module 109 of object communication unit;
Dynamic priority lookup method is:
1.. arbitration control module 107 includes priority state register group, when network-on-chip electrifying startup, in priority state register group, loads default value, and priority state register group identifies the default priority of each data transmission channel; When network-on-chip moves, the adjustment of priority state register group timing cycle once, becomes the priority of the data transmission channel that priority is the highest minimum, and the priority of remainder data transmission channel improves respectively one-level;
2.. when data congestion is competed, arbitration control module 107 is the priority height of the sign of the transmission priority in packet packet header 204 in each data transmission channel first relatively, and the high person of priority is prior to the low person's transmission of priority; When priority height is identical, arbitration control module 107 Query priority status register groups, confirm the prioritised transmission of data transmission channel sequentially;
4) sending data flow state deposits and sends the transmission channel of control module 105 according to step 3) foundation, controlling the transmission buffer memory 303 of packet in source communication unit selects module 304 to transfer to the reception memory module 109 in object communication unit through sending, the reception receiving in memory module 109 selects module 305 that packet is loaded into the reception buffer memory 306 corresponding to source communication unit, using packet bag tail as finishing sign, finish transmission;
5) accepting state in object communication unit is deposited and is received control module 110, cancels used transmission channel, and notifies the resource node module 101 in object communication unit to extract packet;
6) in object communication unit, data operation processing module 102 is extracted the data of packets: the data of selecting module 302-2 to take out packet from receive buffer memory 306 by the second buffer memory receiving in memory module 109, by parse module 104 unpack and usage data bag in data.
Claims (2)
1. an efficient data flow transmission communication system that is applicable to network-on-chip, it is characterized in that, transport communication system comprises a plurality of data analysis layers, and each data analysis layer comprises a plurality of communication units, alteration switch array (108), arbitration control module (107) and interlayer communication unit;
Communication unit in described a plurality of communication unit comprises resource node module (101), send data flow state deposits and sends control module (105), sends memory module (106), receives memory module (109) and receiving data stream state is deposited and receives control module (110); Described resource node module (101) comprises packetization module (103), parse module (104) and data operation processing module (102); Wherein sending memory module (106) is connected with alteration switch array (108) by data/address bus respectively with reception memory module (109); Data operation processing module (102) and packetization module (103), send data flow state and deposit and be sequentially connected with sending control module (105) and send memory module (106); Data operation processing module (102) also with parse module (104), receive memory module (109) and receiving data stream state and deposit and receive control module (110) and be sequentially connected;
In data analysis layer, described arbitration control module (107) is connected with interlayer communication unit with each communication unit in alteration switch array (108), described a plurality of communication units respectively by control bus; Described alteration switch array (108) is two-dimensional grid matrix form, each in two-dimensional grid line represents a circuit-switched data bus (401), by i, j, represent that ground i is capable, the intersection point of j row, at the grid intersection point ij (403) of i ≠ j, locate all to have switch arrays (402) to control it and whether be communicated with, closed this switch can be communicated with the transmission channel of ij resource node module; Described interlayer communication unit comprises that outer resource node routing module (111), interlayer receive memory module (112) and interlayer sends memory module (113); Described interlayer receives memory module (112) and by data/address bus, is connected with alteration switch array (108) respectively with interlayer transmission memory module (113);
Described transmission memory module (106) comprises the first buffer memory selection module (302-1), sends buffer memory (303) and send and select module (304); Described reception memory module (109) comprises the second buffer memory selection module (302-2), receives and select module (305) and receive buffer memory (306); Send memory module (106) and receive memory module (109) and form storing virtual passage;
The outer resource node routing module (111) of all data analysis layers is connected with each other by data/address bus;
The communication unit of initiating communication is source communication unit; The communication unit of received communication is object communication unit; The data analysis layer at source communication unit place is source data processing layer; The data analysis layer at object communication unit place is destination data processing layer; Source communication unit and object communication unit, when same data analysis layer, are called with layer; Source communication unit and object communication unit, not when same data analysis layer, are called different layer.
2. the method for work that is applicable to the efficient data flow transmission communication system of network-on-chip as claimed in claim 1, is characterized in that, method of work is as follows:
1), in source communication unit, resource node module (101) is added packet header bag tail by data to be sent by packetization module (103) and is formed a packet;
2) in source communication unit, packet first buffer memory in sending memory module (106) selects module (302-1) to be loaded into the transmission buffer memory (303) of corresponding object source communication unit, send memory module (106) and extract contained packet state information in packet header, and the arbitration control module (107) being sent in source data processing layer is carried out transmission state judgement processing;
3) in source data processing layer, arbitration control module (107) is carried out transmission state judgement and is processed: first judge that whether source communication unit and object communication unit are with layer, if with layer, carry out step a); If different layer carries out step b):
A): in source data processing layer, arbitration control module (107) is controlled the closed respective switch of alteration switch array (108) according to passage arbitration method for building up, be communicated with the transmission memory module (106) of source communication unit and the reception memory module (109) of object communication unit, set up transmission channel;
B): in source data processing layer, arbitration control module (107) is controlled the closed respective switch of alteration switch array (108) according to passage arbitration method for building up, be communicated with the interlayer transmission memory module (113) that sends memory module (106) and interlayer communication unit, through outer resource node routing module (111), control the interlayer reception memory module (112) that sends memory module (113) and destination data processing layer between connectivity layer, in destination data processing layer, through arbitration control module (107), control connectivity layer and indirectly receive the reception memory module (109) in memory module (112) and object communication unit, set up transmission channel,
Passage arbitration method for building up described in step 3), is specially:
If i. there is no data congestion race condition, arbitration control module (107) is controlled alteration switch array (108) and is communicated with corresponding data transmission channel, sets up the transmission channel between the transmission memory module (106) of source communication unit and the reception memory module (109) of object communication unit and replys to arbitration control module (107);
Ii. if any there is data congestion race condition, arbitrate control module (107) and utilize dynamic priority lookup method to judge the priority of each data transmission channel; If network-on-a-chip allows to interrupt occurring, under arbitration control module (107) is controlled, the low data channel of priority is made way for the data channel transmission that priority is high; The transmission memory module (106) of source communication unit is communicated with the reception memory module (109) of object communication unit;
Described dynamic priority lookup method is:
1.. arbitration control module (107) includes priority state register group, when network-on-chip electrifying startup, in priority state register group, loads default value, and priority state register group identifies the default priority of each data transmission channel; When network-on-chip moves, the adjustment of priority state register group timing cycle once, becomes the priority of the data transmission channel that priority is the highest minimum, and the priority of remainder data transmission channel improves respectively one-level;
2.. when data congestion is competed, arbitration control module (107) is the priority of the sign of the transmission priority in packet packet header (204) height in each data transmission channel first relatively, and the high person of priority is prior to the low person's transmission of priority; When priority height is identical, arbitration control module (107) Query priority status register group, confirms the prioritised transmission of data transmission channel sequentially;
4) sending data flow state deposits and sends the transmission channel of control module (105) according to step 3) foundation, controlling the transmission buffer memory (303) of packet in source communication unit selects module (304) to transfer to the reception memory module (109) in object communication unit through sending, the reception receiving in memory module (109) selects module (305) that packet is loaded into the reception buffer memory (306) corresponding to source communication unit, using packet bag tail as finishing sign, finish transmission;
5) accepting state in object communication unit is deposited and is received control module (110), cancels used transmission channel, and notifies the resource node module (101) in object communication unit to extract packet;
6) in object communication unit, data operation processing module (102) is extracted the data of packet: by the second buffer memory receiving in memory module (109), select module (302-2) from receive buffer memory (306), to take out the data of packet, by parse module (104), unpack the data in usage data bag also.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110071734.5A CN102158403B (en) | 2011-03-24 | 2011-03-24 | Efficient data stream transmission communication structure suitable for on chip network and operating method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110071734.5A CN102158403B (en) | 2011-03-24 | 2011-03-24 | Efficient data stream transmission communication structure suitable for on chip network and operating method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102158403A CN102158403A (en) | 2011-08-17 |
| CN102158403B true CN102158403B (en) | 2014-03-05 |
Family
ID=44439600
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110071734.5A Active CN102158403B (en) | 2011-03-24 | 2011-03-24 | Efficient data stream transmission communication structure suitable for on chip network and operating method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102158403B (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103268210A (en) * | 2013-05-31 | 2013-08-28 | 深圳市开立科技有限公司 | Information transmission system and method based on FPGA |
| CN105393504B (en) * | 2014-07-02 | 2018-09-28 | 华为技术有限公司 | Computer system |
| CN105991378B (en) * | 2015-02-15 | 2019-11-29 | 华为技术有限公司 | A kind of point-to-multipoint communication and communication node based on 3D-mesh network |
| CN104994026A (en) * | 2015-05-27 | 2015-10-21 | 复旦大学无锡研究院 | Router switch applied to network-on-chip for supporting hard real-time communication |
| CN106792831B (en) * | 2017-01-25 | 2019-08-30 | 合肥工业大学 | The Congestion Avoidance module and its method of radio node grade and Radio Link grade |
| CN110413562B (en) * | 2019-06-26 | 2021-09-14 | 北京全路通信信号研究设计院集团有限公司 | Synchronization system and method with self-adaptive function |
| CN112491620B (en) * | 2020-11-29 | 2022-11-01 | 中国航空工业集团公司洛阳电光设备研究所 | Multi-channel data transmission controller based on SRIO and adjusting method |
| CN112491715B (en) * | 2020-11-30 | 2022-06-03 | 清华大学 | Routing device and routing equipment of network on chip |
| CN112437021B (en) * | 2020-11-30 | 2022-03-29 | 清华大学 | Routing control method, device, routing equipment and storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1701274B1 (en) * | 2005-03-08 | 2008-02-13 | Commissariat A L'energie Atomique | Communication node architecture in a globaly asynchronous network on-chip system |
| CN101131858A (en) * | 2007-09-28 | 2008-02-27 | 山东大学 | Three-dimensional multi-port memory and control method thereof |
| CN101383712A (en) * | 2008-10-16 | 2009-03-11 | 电子科技大学 | Routing node microstructure for on-chip network |
| CN101488922A (en) * | 2009-01-08 | 2009-07-22 | 浙江大学 | Network-on-chip router having adaptive routing capability and implementing method thereof |
| CN101917333A (en) * | 2010-07-06 | 2010-12-15 | 西安电子科技大学 | Region-based photoelectric double-layer network-on-a-chip and routing method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8261025B2 (en) * | 2007-11-12 | 2012-09-04 | International Business Machines Corporation | Software pipelining on a network on chip |
-
2011
- 2011-03-24 CN CN201110071734.5A patent/CN102158403B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1701274B1 (en) * | 2005-03-08 | 2008-02-13 | Commissariat A L'energie Atomique | Communication node architecture in a globaly asynchronous network on-chip system |
| CN101131858A (en) * | 2007-09-28 | 2008-02-27 | 山东大学 | Three-dimensional multi-port memory and control method thereof |
| CN101383712A (en) * | 2008-10-16 | 2009-03-11 | 电子科技大学 | Routing node microstructure for on-chip network |
| CN101488922A (en) * | 2009-01-08 | 2009-07-22 | 浙江大学 | Network-on-chip router having adaptive routing capability and implementing method thereof |
| CN101917333A (en) * | 2010-07-06 | 2010-12-15 | 西安电子科技大学 | Region-based photoelectric double-layer network-on-a-chip and routing method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102158403A (en) | 2011-08-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102158403B (en) | Efficient data stream transmission communication structure suitable for on chip network and operating method thereof | |
| CN105005546B (en) | A kind of asynchronous AXI bus structures of built-in intersection point queue | |
| CN101291546B (en) | Switching structure coprocessor of core router | |
| CN101689171B (en) | End-to-end flow control in a network | |
| CN100531125C (en) | Arbitrating virtual channel transmit queues in a switched fabric network | |
| US20120195321A1 (en) | Method and Apparatus for Low-Latency Interconnection Networks Using Hierarchical Rings | |
| RU2565781C2 (en) | Providing bufferless transport method for multi-dimensional mesh topology | |
| CN101488922B (en) | Network-on-chip router having adaptive routing capability and implementing method thereof | |
| CN202261360U (en) | Device for testing robustness of router data path | |
| CN106953853B (en) | Network-on-chip gigabit Ethernet resource node and working method thereof | |
| CN102685017A (en) | On-chip network router based on field programmable gate array (FPGA) | |
| CN101834789B (en) | Packet-circuit exchanging on-chip router oriented rollback steering routing algorithm and router used thereby | |
| CN102185833B (en) | Fiber channel (FC) input/output (I/O) parallel processing method based on field programmable gate array (FPGA) | |
| CN104320341B (en) | Adaptive and asynchronous routing network system on 2D-Torus chip and design method thereof | |
| CN104780122B (en) | Control method based on the stratification network-on-chip router that caching is reallocated | |
| CN101189843A (en) | Electronic device and method of communication resource allocation | |
| CN103365810B (en) | The method and apparatus that flash memory devices programming time is reduced in C.A.N. buses | |
| CN114647602B (en) | Cross-chip access control method, device, equipment and medium | |
| CN104866399B (en) | UM-BUS bus run Failure Detection Controller and detection method | |
| CN104054309A (en) | Device for efficient use of packet buffering and bandwidth resources at the network edge | |
| CN104022950B (en) | It is a kind of to share the router topology cached with self-configuring | |
| US9203895B1 (en) | System and method for lateral connection between interface devices with bypass of external network | |
| CN104796343A (en) | Communication structure based on network-on-chip | |
| WO2006017158A2 (en) | Self-regulating interconnect structure | |
| CN105634960B (en) | Based on the data publication device of Fractal Tree structure, method, control device and intelligent chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |