CN101645772A - Pseudo random sequence generation method based on t semi-order and sequence generator - Google Patents

Pseudo random sequence generation method based on t semi-order and sequence generator Download PDF

Info

Publication number
CN101645772A
CN101645772A CN200910186015A CN200910186015A CN101645772A CN 101645772 A CN101645772 A CN 101645772A CN 200910186015 A CN200910186015 A CN 200910186015A CN 200910186015 A CN200910186015 A CN 200910186015A CN 101645772 A CN101645772 A CN 101645772A
Authority
CN
China
Prior art keywords
iteration
semi
register
sequence
order
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200910186015A
Other languages
Chinese (zh)
Inventor
左黎明
汤鹏志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
East China Jiaotong University
Original Assignee
East China Jiaotong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by East China Jiaotong University filed Critical East China Jiaotong University
Priority to CN200910186015A priority Critical patent/CN101645772A/en
Publication of CN101645772A publication Critical patent/CN101645772A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a pseudo random sequence generation method based on t semi-order and a sequence generator. The method comprises the following steps: (S1) setting parameters p, q and r; (S2) setting a semi-order control secret key; (S3) setting an initial seed secret key; (S4) setting an initial number of iterations; (S5) establishing non-linear functional semi-order iteration; (S6) encoding in accordance with a compared semi-order result of a front iteration sequence and a back iteration sequence; and (S7) repeating the procedure (S5) to obtain a long enough sequence. The generator comprises a clock generator, a register for parameters p, q and r, a register for m namely the number of iterations, a register for the initial seed secret key and a register for the semi-order control secret key are connected with a non-linear iteration functional circuit by a data bus of the system; the non-linear iteration functional circuit has two outputs, wherein feeds back an intermediate iteration result into the register for the initial seed secret key, the other generates binary output which is input to an xor gate circuit with a binary flow required for encryption, and the xor gate circuit outputs the encrypted binary flow. The sequence of the invention has high degree of randomness, fast speed, relative simple operation, convenient hardware realization, consistent encryption/description devices and relatively low cost.

Description

Pseudo random sequence generation method and sequencer based on the t semi-order
Technical field
The stream cipher that the invention belongs in the information security cryptography is learned the field.
Background technology
Stream cipher claims stream cipher again.Ciphering process is at first being injected into specific seed key (session key) the stream cipher generator, and carrying out by turn with the PRBS pseudo-random bit sequence of stream cipher generator generation with the plaintext bit stream then, XOR obtains ciphertext.Be not subjected to expressly length restriction when using stream cipher to encrypt,, can encrypt the file of any length as long as the cycle of the stream cipher that produces is enough big, very flexible.Compare with encryption method of block cipher, the stream cipher enciphering rate is the fastest.Therefore, be particularly suitable for the encryption occasion that big data quantity, real-time are had relatively high expectations.The fail safe that stream cipher is encrypted depends on the internal mechanism of key stream generator.If output is a row true random number sequence, rather than pseudo-random number sequence, then this password has the same perfectly fail safe of One-time pad.The true random sequence is difficult to be realized, the still pseudo random sequence that mainly is to use but in actual applications.Therefore the groundwork of implementation sequence password is to obtain to have pseudo random sequence.
In cryptographic system, whether its fail safe depends on to a great extent can generate some uncertain numbers randomly, and these uncertain numbers comprise private key among key, the prime P in the RSA cryptographic algorithms, Q and the DSA in the des encryption algorithm or the like.In these cases, the number that requires to produce must be enough big, and be at random, that is to say that the probability that produces any particular random number all must be enough little, utilizes rule to break a code to prevent the adversary.With generating number or binary digit arbitrarily, the generation that makes these numbers is without any specific prerequisite and rule exactly for random number and random order maker.
Random order maker (random bit generator) is the bit string that is used for exporting a series of independent random.In actual applications, there are many physical factors to consider.In the ideal case, secret number need produce by the random order maker in cryptographic algorithm and the agreement.But in some cases, want to guarantee that access safely and very large random bit sequences of transmission are unpractical, therefore, often replace the random order maker with the pseudo-random bit maker.
The pseudo-random bit maker (Pseudorandom bit generator PRBG) adopts deterministic algorithm, and promptly importing length is the binary system random sequence of k, output length be l (l>>k) binary system random sequence.The input of PRBG is called seed number, and output is called pseudo random sequence.Pseudo-random generator is not that its possible output only accounts for sub-fraction wherein at random in fact entirely.It is the fewer random sequence of a units to be expanded by certain method become the long random sequence of a units, and the other side just can not distinguish the pseudorandom output sequence and real length is the random sequence of l effectively like this.The Ad-hoc method is exactly to be used for producing such pseudo random sequence.In order to ensure pseudo-random generator is reliably, necessary through a large amount of tests, but can only illustrate it is reliably local by the maker of test, can not guarantee it is cocksure.
Tradition our tectonic sequence passwords needed pseudo random sequence all is based on number theory and Boolean algebra, and commonly used have Brent sequence, clock controlled sequence and some correlation immunite functions.The present invention utilizes the nonlinear iteration of the partially ordered space to construct the pseudo-random bit maker, produces binary pseudo-random sequence.
Summary of the invention
The purpose of this invention is to provide a kind of pseudo random sequence generation method and sequencer based on the t semi-order.
The present invention has introduced a kind of new semi-order "≤t ", and we are called the t semi-order.In real Hilbert Space H, get certain initial x 0∈ H chooses a nonlinear operator A as iteration operator as seed, sets up an iteration system:
x n+1=Ax n,n=0,1,2,…(*)
The thought of semi-order pseudo random sequence and cryptographic system thereof is: with certain t ∈ H and certain seed x 0∈ H utilizes (*) to obtain a sequence, if x as key n≤ t x N+1, then record coding is " 0 "; If x nWith x N+1Can not compare, skip not record; If x n〉= tx N+1, then record coding is " 1 ".By this method, as long as we carry out enough iteration repeatedly, we just can obtain sufficiently long binary sequence.
At R nThe inner product of middle definition standard, { e i} I=1 nFor its unit vector, establish x = Σ i = 1 n x i e i ( x i ≥ 0 ) , Get t = Σ i = 1 n t i e i , ( t i ≥ 1 ) , Obviously<and x, t〉〉=0, because t i〉=1, so:
< x , t > 2 = ( &Sigma; i = 1 n x i t i ) 2 &GreaterEqual; ( &Sigma; i = 1 n x i ) 2 &GreaterEqual; &Sigma; i = 1 n x i 2 , <x,x>≤<x,t> 2,‖x‖≤<x,t>
So when getting t = &Sigma; i = 1 n t i e i , ( t i &GreaterEqual; 1 ) , Awl P = { x | x = &Sigma; x i e i , x i &GreaterEqual; 0 } Be a R nIn P tAwl.Like this, we are as long as restriction operator A is boring P tIn carried out iteration just, make things convenient for the foundation and the realization of algorithm.
In order to make iteration have sufficiently high randomness, we can introduce chaos system in setting up nonlinear operator A, and the space that we choose is R u, wherein u be one more than or equal to 8 positive integer, establish:
x(n)=(x n,1,x n,2,x n,3,x n,4,x n,5,x n,6,x n,7,...,x n,u),x n,j∈R +.
Set up following nonlinear operator iteration: x (n+1)=A (x (n)), wherein:
x n+1,1=|p.sin 2(qx n,8x n,1-rx n,2x n,2)| (1)
x n+1,2=|p.sin 2(qx n,1x n,2-rx n,3x n,3)| (2)
x n+1,3=|p.sin 2(qx n,2x n,3-rx n,4x n,4)| (3)
x n+1,4=|p.sin 2(qx n,3x n,4-rx n,5x n,5)| (4)
x n+1,5=|p.sin 2(qx n,4x n,5-rx n,6x n,6)| (5)
x n+1,6=|p.sin 2(qx n,5x n,6-rx n,7x n,7)| (6)
……
x n+1,u-1=|p.sin 2(qx n,u-2x n,u-1-rx n,ux n,u)| (7)
x n+1,u=|p.sin 2(qx n,u-1x n,u-rx n,1x n,1)| (8)
(p wherein, q, r>0, wherein q generally gets bigger number)
The operator of getting this form mainly is to consider will be absorbed in chaos state after each operator chooses parameter after the several times iteration.The semi-order control key is:
T=(t 1, t 2, t 3, t 4, t 5, t 6, t 7..., t u), t wherein i〉=1, i=1,2 ..., u (10)
The initial seed key is:
x(n)=(x 0,1,x 0,2,x 0,3,x 0,4,x 0,5,x 0,6,x 0,7,…,x 0,u),x 0,i∈R + (11)
The primary iteration number of times is m (m is an integer).
Utilize above principle, can realize a cryptographic algorithm and a device based on the t semi-order.
Specifically, method of the present invention realizes by following steps:
(S1), parameter p is set, q, r, p wherein, q, r>0, wherein q generally gets bigger number;
(S2), semi-order control key t=(t is set 1, t 2, t 3, t 4, t 5, t 6, t 7..., t u), t i〉=1, i=1,2 ..., u;
(S3), the initial seed key being set is:
x(0)=(x 0,1,x 0,2,x 0,3,x 0,4,x 0,5,x 0,6,x 0,7,…,x 0,u),x 0,i∈R +
(S4), the primary iteration number of times being set is m (m is an integer);
(S5), set up nonlinear operator iteration: x (n+1)=A (x (n)), by x (n) calculating x (n+1), wherein x n=x (n), x N+1=x (n+1), n=0,1,2 ..., this iteration is non-linear functional semi-order iteration;
(S6), if x ntx N+1, then record coding is a binary zero; If x nWith x N+1Can not compare, skip not record; If x n〉= tx N+1, then record coding be binary system " 1 ", wherein the comparison procedure method is as follows:
Calculate s 1 = &Sigma; i = 1 u ( x n + 1 , i - x n , i ) 2 , s 2 = &Sigma; i = 1 u t i * ( x n + 1 , i - x n , i ) , s 3=| s 2|, if s 1<s 3, then explanation can be compared, if s wherein 2〉=0, record coding is a binary zero, otherwise note is encoded to binary one, can not be record more not;
(S7), repetitive process (S5), up to obtaining the long enough binary sequence.
Sequencer of the present invention is achieved through the following technical solutions (referring to accompanying drawing 4):
By clock generator, parameter p, q, r register, iterations m register, initial seed cipher key register, semi-order control key register, nonlinear iteration functional circuit, NOR gate circuit are formed, clock generator, parameter p, q, r register, iterations m register, initial seed cipher key register, semi-order control key register link to each other with the nonlinear iteration functional circuit by system data bus, the nonlinear iteration functional circuit has two outputs, and one is that the iteration result preserves in the initial seed cipher key register in the middle of the feedback; Be to produce the output of 0-1 binary system in addition, input to the NOR gate circuit input, the binary stream after encrypting by NOR gate circuit output with needs ciphered data binary stream.
The clock control generator is responsible for the synchronous bus data-signal, send initialization register, remove signals such as register and termination transfer of data, parameter p, q, the r register is used to preserve parameter p, q, r, iterations m register is used to be provided with preservation primary iteration number of times m, semi-order control key register is used to be provided with preservation semi-order control key, the initial seed cipher key register is used to be provided with preserves the initial seed key, and accepts a feedback input of nonlinear operator iterative circuit, preserves each intermediate object program that generates.
The decrypting process of sequencer of the present invention (device) is referring to shown in the accompanying drawing 1, be about to plaintext preliminary treatment binary sequence and import as a NOR gate circuit, the binary stream (ciphertext binary sequence) after NOR gate circuit output is encrypted with the semi-order pseudo random sequence.
The ciphering process of sequencer of the present invention (device) is about to the ciphertext binary sequence and imports as a NOR gate circuit with the semi-order pseudo random sequence referring to shown in the accompanying drawing 2, and NOR gate circuit output is the preliminary treatment binary sequence expressly.
Because the degree of correlation is very low between non-linear functional chaos sequence, sequence degree of randomness height of the present invention, speed is fast, and the computing of Cai Yonging is simple relatively in addition, be convenient to realize with hardware, the ciphering and deciphering device unanimity, cost is cheap relatively.Can be widely used in real-time requires in high safety communication, the data encryption.
Description of drawings
Fig. 1 is a semi-order pseudo random sequence ciphering process.
Fig. 2 is a semi-order pseudo random sequence decrypting process.
Fig. 3 is the pseudorandom number generator algorithm flow chart based on t semi-order nonlinear iteration.
Fig. 4 is the pseudo-random sequence generator based on the t semi-order.
Specific implementation method
The present invention will be described further by following examples.
Embodiment 1.
Below we provide a concrete example.The space that we choose is R 8, when promptly getting u=8, establish:
x(n)=(x n,1,x n,2,x n,3,x n,4,x n,5,x n,6,x n,7,x n,8),x n,i∈R +.
Set up following nonlinear operator iteration: x (n+1)=A (x (n)), wherein:
x n+1,1=|p.sin 2(qx n,8x n,1-rx n,2x n,2)| (1.1)
x n+1,2=|p.sin 2(qx n,1x n,2-rx n,3x n,3)| (1.2)
x n+1,3=|p.sin 2(qx n,2x n,3-rx n,4x n,4)| (1.3)
x n+1,4=|p.sin 2(qx n,3x n,3-rx n,5x n,5)| (1.4)
x n+1,5=|p.sin 2(qx n,4x n,5-rx n,6x n,6)| (1.5)
x n+1,6=|p.sin 2(qx n,5x n,6-rx n,7x n,7)| (1.6)
x n+1,7=|p.sin 2(qx n,6x n,7-rx n,8x n,8)| (1.7)
x n+1,8=|p.sin 2(qx n,7x n,8-rx n,1x n,1)| (1.8)
(p wherein, q, r>0, wherein q generally gets bigger number)
The operator of getting this form mainly is to consider will be absorbed in chaos state after each operator chooses parameter after the several times iteration.The semi-order control key is:
T=(t 1, t 2, t 3, t 4, t 5, t 6, t 7, t 8), t wherein i〉=1, i=1,2 ..., 8 (1.9)
The initial seed key is:
x(n)={x 0,1,x 0,2,x 0,3,x 0,4,x 0,5,x 0,6,x 0,7,x 0,8),x 0,i∈R + (1.10)
The primary iteration number of times is m (m is an integer).
Utilize above principle, can realize a cryptographic algorithm and a device based on the t semi-order.
Specifically, method of the present invention realizes (flow chart is seen accompanying drawing 3) by following steps:
(S1), parameter p is set, q, r, p wherein, q, r>0, wherein q generally gets bigger number;
(S2), semi-order control key t=(t is set 1, t 2, t 3, t 4, t 5, t 6, t 7, t 8), ti 〉=1 wherein, i=1,2 ..., 8;
(S3), the initial seed key being set is: x (0)=(x 0,1, x 0,2, x 0,3, x 0,4, x 0,5, x 0,6, x 0,7, x 0,8), x 0, i∈ R +
(S4), the primary iteration number of times being set is m (m is an integer);
(S5), set up nonlinear operator iteration: x (n+1)=A (x (n)), by x (n) calculating x (n+1), wherein x n=x (n), x N+1=x (n+1), n=0,1,2 ..., this iteration is non-linear functional semi-order iteration;
(S6), if x ntx N+1, then record coding is a binary zero; If x nWith x N+1Can not compare, skip not record; If x n〉= tx N+1, then record coding be binary system " 1 ", wherein the comparison procedure method is as follows:
Calculate s 1 = &Sigma; i = 1 8 ( x n + 1 , i - x n , i ) 2 , s 2 = &Sigma; i = 1 8 t i * ( x n + 1 , i - x n , i ) , s 3=| s 2|, if s 1<s 3, then explanation can be compared, if s wherein 2〉=0, record coding is a binary zero, otherwise note is encoded to binary one, can not be record more not;
(S7), repetitive process (S5), up to obtaining the long enough binary sequence.
Embodiment 2.
The MATLAB realization example of algorithm
According to method of the present invention, present embodiment illustrates the foundation and the work of algorithm in conjunction with a MATLAB example program that generates semi-order pseudo random sequence binary stream:
% program 1: generate semi-order stream cipher binary stream demonstration program 1.0
T=[2.5,3.2,4,1.2,3,5,2.5,4]; % semi-order control key
Q=2137; The % parameter q
P=3.7; The % parameter p
R=7; % parameter r
M=43; % primary iteration number of times
MAXSIZE=512; The binary sequence length that % will produce
% definition initial seed key
x(1)=0.43;
x(2)=2.3;
x(3)=1.52;
x(4)=3.4;
x(5)=2.78;
x(6)=5.34;
x(7)=7.42;
x(8)=4.51;
Y=[0,0,0,0,0,0,0,0]; % defines an interim array, preserves the iteration result
Z=[0,0,0,0,0,0,0,0]; % defines an interim array, preserves the iteration result
K=1; % binary sequence counting variable
% carries out primary iteration, enters chaos state
for?i=1:m
y(1)=abs(p*sin(q*x(8)*x(1)-r*x(2)*x(2))*sin(q*x(8)*x(1)-r*x(2)*x(2)));
y(2)=abs(p*sin(q*x(1)*x(2)-r*x(3)*x(3))*sin(q*x(1)*x(2)-r*x(3)*x(3)));
y(3)=abs(p*sin(q*x(2)*x(3)-r*x(4)*x(4))*sin(q*x(2)*x(3)-r*x(4)*x(4)));
y(4)=abs(p*sin(q*x(3)*x(4)-r*x(5)*x(5))*sin(q*x(3)*x(4)-r*x(5)*x(5)));
y(5)=abs(p*sin(q*x(4)*x(5)-r*x(6)*x(6))*sin(q*x(4)*x(5)-r*x(6)*x(6)));
y(6)=abs(p*sin(q*x(5)*x(6)-r*x(7)*x(7))*sin(q*x(5)*x(6)-r*x(7)*x(7)));
y(7)=abs(p*sin(q*x(6)*x(7)-r*x(8)*x(8))*sin(q*x(6)*x(7)-r*x(8)*x(8)));
y(8)=abs(p*sin(q*x(7)*x(8)-r*x(1)*x(1))*sin(q*x(7)*x(8)-r*x(1)*x(1)));
for?j=1:8
x(j)=y(j);
end
end
while?k<=MAXSIZE
y(1)=abs(p*sin(q*x(8)*x(1)-r*x(2)*x(2))*sin(q*x(8)*x(1)-r*x(2)*x(2)));
y(2)=abs(p*sin(q*x(1)*x(2)-r*x(3)*x(3))*sin(q*x(1)*x(2)-r*x(3)*x(3)));
y(3)=abs(p*sin(q*x(2)*x(3)-r*x(4)*x(4))*sin(q*x(2)*x(3)-r*x(4)*x(4)));
y(4)=abs(p*sin(q*x(3)*x(4)-r*x(5)*x(5))*sin(q*x(3)*x(4)-r*x(5)*x(5)));
y(5)=abs(p*sin(q*x(4)*x(5)-r*x(6)*x(6))*sin(q*x(4)*x(5)-r*x(6)*x(6)));
y(6)=abs(p*sin(q*x(5)*x(6)-r*x(7)*x(7))*sin(q*x(5)*x(6)-r*x(7)*x(7)));
y(7)=abs(p*sin(q*x(6)*x(7)-r*x(8)*x(8))*sin(q*x(6)*x(7)-r*x(8)*x(8)));
y(8)=abs(p*sin(q*x(7)*x(8)-r*x(1)*x(1))*sin(q*x(7)*x(8)-r*x(1)*x(1)));
% carries out the t semi-order relatively, and wherein y is x (n+1) vector, and x is x (n) vector
S1=sqrt ((y-x) * (y-x) '); % calculates s1=‖ y-x ‖
S2=(y-x) * t '; % calculates s2=<y, t 〉-<x, t 〉
S3=abs (s2); % calculates s3=|<y, t 〉-<x, t〉| judge x, whether y can compare
Can if s1<s3 % compare? can carry out the sequence value
If if were s2>=0 % y>x
Wts (k)=0; The % sequence gets 0
else
Wts (k)=1; The % sequence gets 1
end
k=k+1;
end
for?j=1:8
x(j)=y(j);
end
end
Wts % output sequence
Embodiment 3.
Use the stream cipher program of example 1-based on the semi-order random sequence
Use the semi-order stream cipher algorithm very easy,, carry out XOR with semi-order stream cipher binary stream and get final product (as shown in Figure 1) as long as will expressly obtain expressly binary stream earlier by the preliminary treatment ciphering process.Decrypting process is as long as carry out XOR (as shown in Figure 2) again with semi-order stream cipher binary stream.The key of algorithm is to obtain semi-order pseudo random sequence binary stream.

Claims (2)

1, a kind of pseudo random sequence generation method based on the t semi-order is characterized in that realizing by following steps:
(S1), parameter p is set, q, r, p wherein, q, r>0, wherein q generally gets bigger number;
(S2), semi-order control key t=(t is set 1, t 2, t 3, t 4, t 5, t 6, t 7..., t u), t i〉=1, i=1,2 ..., u;
(S3), the initial seed key being set is:
x(0)=(x 0,1,x 0,2,x 0,3,x 0,4,x 0,5,x 0,6,x 0,7,…,x 0,u),x 0,i∈R +
(S4), the primary iteration number of times being set is m (m is an integer);
(S5), set up nonlinear operator iteration: x (n+1)=A (x (n)), by x (n) calculating x (n+1), wherein x n=x (n), x N+1=x (n+1), n=0,1,2 ..., this iteration is non-linear functional semi-order iteration;
(S6), if x ntx N+1, then record coding is a binary zero; If x nWith x N+1Can not compare, skip not record; If x n〉= tx N+1, then record coding is a binary one, wherein the comparison procedure method is as follows:
Calculate s 1 = &Sigma; i = 1 u ( x n + 1 , i - x n , i ) 2 , s 2 = &Sigma; i = 1 u t i * ( x n + 1 , i - x n , i ) , s 3=| s 2|, if s 1<s 3, then explanation can be compared, if s wherein 2〉=0, record coding is a binary zero, otherwise note is encoded to binary one, can not be record more not;
(S7), repetitive process (S5), up to obtaining the long enough binary sequence.
2, the sequencer that the described method of claim 1 realizes, it is characterized in that by clock generator, parameter p, q, the r register, iterations m register, the initial seed cipher key register, semi-order control key register, the nonlinear iteration functional circuit, NOR gate circuit is formed, clock generator, parameter p, q, the r register, iterations m register, the initial seed cipher key register, semi-order control key register links to each other with the nonlinear iteration functional circuit by system data bus, the nonlinear iteration functional circuit has two outputs, and one is that the iteration result preserves in the initial seed cipher key register in the middle of the feedback; Be to produce the output of 0-1 binary system in addition, input to the NOR gate circuit input, the binary stream after encrypting by NOR gate circuit output with needs ciphered data binary stream.
CN200910186015A 2009-09-11 2009-09-11 Pseudo random sequence generation method based on t semi-order and sequence generator Pending CN101645772A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910186015A CN101645772A (en) 2009-09-11 2009-09-11 Pseudo random sequence generation method based on t semi-order and sequence generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910186015A CN101645772A (en) 2009-09-11 2009-09-11 Pseudo random sequence generation method based on t semi-order and sequence generator

Publications (1)

Publication Number Publication Date
CN101645772A true CN101645772A (en) 2010-02-10

Family

ID=41657500

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910186015A Pending CN101645772A (en) 2009-09-11 2009-09-11 Pseudo random sequence generation method based on t semi-order and sequence generator

Country Status (1)

Country Link
CN (1) CN101645772A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101882969A (en) * 2010-06-30 2010-11-10 中国人民解放军信息工程大学 Method and system for generating linear recursive sequence
CN103546283A (en) * 2012-07-10 2014-01-29 英飞凌科技股份有限公司 Random bit stream generator with guaranteed minimum period
CN111404660A (en) * 2020-03-12 2020-07-10 华东交通大学 Four-order memristor chaotic signal source circuit
CN116055039A (en) * 2022-12-29 2023-05-02 北京海泰方圆科技股份有限公司 Random number generation method and device based on block cipher algorithm

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101882969A (en) * 2010-06-30 2010-11-10 中国人民解放军信息工程大学 Method and system for generating linear recursive sequence
CN101882969B (en) * 2010-06-30 2014-04-09 中国人民解放军信息工程大学 Method and system for generating linear recursive sequence
CN103546283A (en) * 2012-07-10 2014-01-29 英飞凌科技股份有限公司 Random bit stream generator with guaranteed minimum period
CN103546283B (en) * 2012-07-10 2017-07-28 英飞凌科技股份有限公司 Ensure the random bit stream maker and generation method of minimum period
CN111404660A (en) * 2020-03-12 2020-07-10 华东交通大学 Four-order memristor chaotic signal source circuit
CN111404660B (en) * 2020-03-12 2023-01-31 华东交通大学 Four-order memristor chaotic signal source circuit
CN116055039A (en) * 2022-12-29 2023-05-02 北京海泰方圆科技股份有限公司 Random number generation method and device based on block cipher algorithm
CN116055039B (en) * 2022-12-29 2023-11-14 北京海泰方圆科技股份有限公司 Random number generation method and device based on block cipher algorithm

Similar Documents

Publication Publication Date Title
Ye et al. An asymmetric image encryption algorithm based on a fractional-order chaotic system and the RSA public-key cryptosystem
WO2018153317A1 (en) Chaotic map-based digital chaotic encryption method
CN101977112B (en) Public key cipher encrypting and decrypting method based on neural network chaotic attractor
CN106656475A (en) Novel symmetric key algorithm for high speed encryption
CN104104500A (en) Quantum secrecy transmission method and device
CN107425968A (en) A kind of SM2 elliptic curve public key cryptographic algorithms under binary field F2m realize system
Rueppel New approaches to stream ciphers
CN103346875A (en) Method for generating digital chaos code in chaotic secure communication system
CN104486068A (en) Stream cipher algorithm SNRR based on nonlinear circulating shift register
CN101645772A (en) Pseudo random sequence generation method based on t semi-order and sequence generator
CN101179375B (en) Chaos algorithm based network data encryption card
CN101867471A (en) Irrational number based DES authentication encryption algorithm
CN104125059A (en) Compound time varying password and time varying type data encryption method
CN109344627A (en) A kind of novel Shannon perfection time slot scrambling
CN100459493C (en) Stream cipher generator, random digit generation method, encrypting system and encryption method
CN106788965A (en) A kind of Digita1 chaotic systems cryptographic methods based on chaos number spectrum
Suresh et al. ETSET: Enhanced Tiny Symmetric Encryption Techniques to Secure Data Transmission among IoT Devices
Srikantaswamy et al. Enhanced OneTime Pad Cipher with MoreArithmetic and Logical Operations with Flexible Key Generation Algorithm
CN106452743A (en) Communication secret key acquisition method and apparatus and a communication message decryption method and apparatus
Ledda et al. Enhancing IDEA algorithm using circular shift and middle square method
CN114785479A (en) System and method for preventing AES algorithm module from being attacked
CN103297221B (en) Based on the chaotic secret communication system of digital chaos encryption algorithm
CN110336667B (en) Communication physical layer encryption communication method and device based on pseudo-random sequence control
CN111314053B (en) Data encryption and decryption method
CN113326530A (en) Key negotiation method suitable for sharing keys of two communication parties

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20100210