CN101478286A - Square wave-sine wave signal converting method and converting circuit - Google Patents
Square wave-sine wave signal converting method and converting circuit Download PDFInfo
- Publication number
- CN101478286A CN101478286A CNA2008100431562A CN200810043156A CN101478286A CN 101478286 A CN101478286 A CN 101478286A CN A2008100431562 A CNA2008100431562 A CN A2008100431562A CN 200810043156 A CN200810043156 A CN 200810043156A CN 101478286 A CN101478286 A CN 101478286A
- Authority
- CN
- China
- Prior art keywords
- square wave
- circuit
- signal
- control signal
- sine wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a square wave-sine wave signal transformation method comprising the steps as follows: a square wave signal generates N square wave control signals with the same period; the N square wave control signals arrayed in sequence respectively generate N square wave secondary signals; the amplitude sum of the N square wave secondary signals is a; the amplitude of the square wave signal n is a right type; the N square wave secondary signals are processed through superposition to obtain a false sine wave signal; and the false sine wave signal is processed through filtration to obtain a sine wave signal. A square wave-sine wave signal transformation circuit is also disclosed, and the superposition of the N square wave secondary signals in the method is realized by controlling the superposition of current so as to obtain the sine wave signal. The square wave-sine wave signal transformation method and the square wave-sine wave signal transformation circuit avoid adopting a higher order high-frequency filter directly, greatly save the area and the power consumption of a chip, and reduce the design complexity.
Description
Technical field
The present invention relates to a kind of conversion method of the signal of telecommunication, especially a kind of square wave-sine wave signal converting method.The invention still further relates to a kind of electrical signal conversion circuit, especially a kind of square wave-sine wave signal change-over circuit.
Background technology
In some digital-to-analogue mixed signal system; usually needing that square wave or the signal that is similar to square wave are carried out fundamental frequency extracts; that is to say that needing will be that the numeric type signal intermediate frequency rate of T is that the sine wave of 1/T takes out in the cycle; and high order harmonic component is removed; particularly in the modulated process of some communication system; the regulation that the comparison strictness is all arranged for the transmitting power spectrum; reception or emission with anti-tampering this communication system and other communication system; and the existence of high order harmonic component tends to make modulation spectrum not reach both provisioning requests; as seen, extracting fundamental component from square wave or quasi-square wave is very necessary in some system.
For square wave, except comprising the fundamental component that frequency is 1/T, comprise that also frequency is 3/T in its spectrum component, 5/T ... etc. high order harmonic component, the amplitude of each harmonic is respectively 1/3 of first-harmonic, 1/5 ..., as seen each higher harmonic components has occupied suitable energy in square-wave signal.The way of the most directly removing high order harmonic component adopts filter exactly, but in some systems particularly in the modulating system of radio communication, the frequency of modulation signal is all higher relatively, integrated circuit technology for present main flow under high frequency is to be difficult to realize operational amplifier, therefore can't adopt active pull-up-capacitive filters, and often need to adopt the mutual conductance-capacitive filters of open loop form.Because the linearity of mutual conductance-capacitive filter is lower, even adopt some linearization techniques to improve the linearity, linear properties under high frequency also can worsen, so the effect of this filter process high speed signal is relatively poor, the non-linear meeting of himself makes harmonic wave increase.For square-wave signal, since bigger from the amplitude of the closer each harmonic of first-harmonic, the filtering difficulty further increased.In a word, adopting the mode of the direct filtering of filter need be that cost realizes required filter effect to increase power consumption and exponent number often, and the power consumption of chip, area and design complexities all can increase, and are unfavorable for realizing the product of low-cost and low-power consumption.
Summary of the invention
Technical problem to be solved by this invention provides a kind of square wave-sine wave signal converting method, and the square wave-sine wave signal change-over circuit of this method of realization, can directly generate required sine wave signal, avoid directly adopting the high frequency filter of higher exponent number, save area of chip and power consumption greatly, reduce design complexities.
For solving the problems of the technologies described above, the technical scheme of square wave-sine wave signal converting method of the present invention is to comprise
Identical, duty ratio of N cycle is 50% square wave control signal, and N is the integer greater than 1, and described N square wave control signal arranged in order, and the phase place of a back square wave control signal is than phase lag 1/2N the cycle of its previous square wave control signal;
Generate N square wave secondary signal respectively by N square wave control signal, the amplitude summation of described N square wave secondary signal is a, and the amplitude of n square-wave signal is
1≤n≤N wherein;
With described N square wave secondary signal stack, obtain a pseudo sine wave signal, the pseudo sine wave signal is carried out filtering obtain sine wave signal.
The present invention also provides a kind of square wave-sine wave signal change-over circuit, its technical scheme is, comprise sinusoidal wave shaping circuit, described sinusoidal wave shaping circuit comprises the N road constant-current source circuit of arranging in order parallel with one another, N is the integer greater than 1, each road constant-current source circuit comprises positive circuit and the negative circuit that is connected in series, one termination power end of described positive circuit, one end ground connection of negative circuit, described positive circuit comprises a constant-current source and a switch, and described negative circuit comprises a constant-current source and a switch; The size of current that the constant-current source of positive circuit and negative circuit produces in described each road constant-current source circuit equates that direction is identical, the size of current that constant-current source produced in the constant-current source circuit of n road
Wherein I is the current reference size, 1≤n≤N; Switch in the described constant-current source circuit is respectively by N identical square wave control signal control of cycle, described N square wave control signal arranged in order, the phase place of the square wave control signal in back is than phase lag 1/2N the cycle of its previous square wave control signal, when described square wave control signal is preceding half period, the switch closure of the positive circuit that this square wave control signal is controlled, the switch of negative circuit disconnect, when described square wave control signal was the back half period, the switch of the positive circuit that this square wave control signal is controlled disconnected, the switch closure of negative circuit; Positive circuit all interconnects with the node that negative circuit is connected in the constant-current source circuit of described N road, and as the output of pseudo sine wave signal; Described for the output of sine wave signal is connected with filter amplification circuit, described pseudo sine wave signal processing is become sine wave signal.
The present invention directly generates required sine wave signal by adopting the mode with the square-wave signal stack, has avoided the high frequency filter of the higher exponent number of direct employing, has saved area of chip and power consumption greatly, has reduced design complexities.
Description of drawings
The present invention is further detailed explanation below in conjunction with drawings and Examples:
Fig. 1 is the schematic diagram of square wave-sine wave signal converting method embodiment of the present invention;
Fig. 2 is the spectrogram of middle square-wave signal embodiment illustrated in fig. 1;
Fig. 3 is the spectrogram of middle pseudo sine wave signal embodiment illustrated in fig. 1;
Fig. 4 is the schematic diagram of square wave-sine wave signal change-over circuit of the present invention;
Fig. 5 and Fig. 6 are the schematic diagram of sinusoidal wave shaping circuit embodiment among Fig. 4.
Embodiment
The invention provides a kind of square wave-sine wave signal converting method, comprise
Identical, duty ratio of N cycle is 50% square wave control signal, and N is the integer greater than 1, and described N square wave control signal arranged in order, and the phase place of a back square wave control signal is than phase lag 1/2N the cycle of its previous square wave control signal;
Generate N square wave secondary signal respectively by N square wave control signal, the amplitude summation of described N square wave secondary signal is a, and the amplitude of n square-wave signal is
1≤n≤N wherein;
With described N square wave secondary signal stack, obtain a pseudo sine wave signal, the pseudo sine wave signal is carried out filtering obtain sine wave signal.
Described N square wave control signal generated by a square wave control signal.
Figure 1 shows that the schematic diagram of square wave-sine wave signal converting method embodiment of the present invention.It wherein is example with N=8, the phase difference of the signal of these 8 phase places is 1/16 cycle, and just the clock of phase place 8 lags behind 1/16 cycle than the clock of phase place 7, and the clock of phase place 7 lags behind 1/16 cycle than the clock of phase place 6, by that analogy, up to the clock of phase place 1.
In first unit interval in Fig. 1, the clock of 8 phase places is positive half cycle, be 1, this moment is the maximum A of corresponding sinusoidal signal also, in the next unit interval, phase place 1 is a negative half period, all the other phase places are positive half cycle, this moment corresponding sinusoidal signal the B value, wherein the difference of the A-B pairing signal of positive half cycle " counteracting " that can regard the negative half period of phase place 1 and phase place 8 as " subtracts each other " in other words and obtains, enter into the 3rd unit interval after, phase place 1 and 2 is negative half period, all the other phase places are positive half cycle, corresponding sinusoidal signal value is C, and similarly, wherein the difference of the B-C pairing signal of positive half cycle " counteracting " that can regard the negative half period of phase place 2 and phase place 7 as " subtracts each other " in other words and obtains, by that analogy, can obtain as shown in Figure 1 sinusoid signal.According to the amplitude of sinusoidal signal, can obtain A=a, B=0.9239a, C=0.7071a, D=0.3827a.
The sinusoid signal that it is pointed out that such generation is a pseudo-sine signal, because signal is the segmentation ascending manner, but this " saltus step " seen on frequency domain and in fact introduced high order harmonic component.Fig. 2 and Fig. 3 are respectively the spectrograms of square-wave signal and pseudo-sine signal, the harmonic component that this pseudo sine wave is bigger is positioned at 15 and 17 subharmonic places, it is the position of Fig. 3 medium frequency 1.5G and 1.7G, and than the little about 20dB of first-harmonic, such spectrum component is easy to filtering, get final product filtering by general firstorder filter, and total some ghost effects of existence in side circuit, so this high order harmonic component of filtering need not to make especially filter in the reality, parasitic capacitance in the circuit has been enough to this harmonic wave of filtering, and the bigger harmonic component of square-wave signal, as triple-frequency harmonics and quintuple harmonics, as among Fig. 2 less than the position of 500M, it is nearer from fundamental frequency, and only than about the little 10dB of fundamental component, generally need the filter ability filtering of higher exponent number, two compare can find that pseudo-sine signal compares sinusoidal signal and have good spectral purity, and it is simple to have a circuit, the characteristics that power consumption and area are all smaller.
The present invention also provides a kind of square wave-sine wave signal change-over circuit of realizing that above-mentioned square wave-sine wave signal converting method adopts, as Fig. 4, Fig. 5 and shown in Figure 6, comprise sinusoidal wave shaping circuit, described sinusoidal wave shaping circuit comprises the N road constant-current source circuit of arranging in order parallel with one another, N is the integer greater than 1, better N is an even number, each road constant-current source circuit comprises positive circuit and the negative circuit that is connected in series, one termination power end of described positive circuit, one end ground connection of negative circuit, described positive circuit comprises a constant-current source and a switch, and described negative circuit comprises a constant-current source and a switch; The size of current that the constant-current source of positive circuit and negative circuit produces in described each road constant-current source circuit equates that direction is identical, the size of current that constant-current source produced in the constant-current source circuit of n road
Wherein I is the current reference size, 1≤n≤N; Switch in the described constant-current source circuit is respectively by N identical square wave control signal control of cycle, described N square wave control signal arranged in order, the phase place of the square wave control signal in back is than phase lag 1/2N the cycle of its previous square wave control signal, when described square wave control signal is preceding half period, the switch closure of the positive circuit that this square wave control signal is controlled, the switch of negative circuit disconnect, when described square wave control signal was the back half period, the switch of the positive circuit that this square wave control signal is controlled disconnected, the switch closure of negative circuit; Positive circuit all interconnects with the node that negative circuit is connected in the constant-current source circuit of described N road, and as the output of pseudo sine wave signal; Described for the output of sine wave signal is connected with filter amplification circuit, described pseudo sine wave signal processing is become sine wave signal.
The switch of described positive circuit adopts the PMOS pipe, and the switch of negative circuit adopts the NMOS pipe, the grid of described square wave control signal control PMOS pipe and NMOS pipe.
Described N square wave control signal can be produced by ring oscillator.
Described N square wave control signal also can be produced by delay-locked loop by a square-wave signal.
Described N square wave control signal can also be produced by counter circuit by a square-wave signal.
Fig. 5 and circuit shown in Figure 6 still are example with N=8, can adopt the weighted number weighted-voltage D/A converter of current mode to obtain required sine wave signal, consider from principle, any type of in fact digital to analog converter can be realized sinusoidal wave moulding, but because shaping circuit need carry out frequent plus and minus calculation, this is particularly suitable for current mode digital-to-analog converter, because electric current is realized plus and minus calculation and can directly be connected realization by node, and under the signal speed condition with higher, the speed advantage of current mode digital-to-analog converter is also comparatively obvious.Be similar to the sequential chart of Fig. 1, in first unit interval, 8 clock phases are positive half cycle, so all N pipe switches all disconnect, all P pipe switches are all closed, thereby output current is 8 corresponding electric current sums (I1+I2+I3+I4+I5+I6+I7+I8) of N pipe, in second unit interval, the N of phase place 1 correspondence pipe closure and the P pipe disconnects then, the N pipe of all the other phase place correspondences disconnects and the P pipe is closed, I1=I8, then have the P tube current of phase place 1 correspondence and the N tube current of phase place 8 correspondences to offset, then output current is (I2+I3+I4+I5+I6+I7), by that analogy, I2=I7, I3=I6, I4=I5, then the output current of the 3rd unit interval is (I3+I4+I5+I6), the output current of the 4th unit interval is (I4+I5) ...As seen correspond among Fig. 1,
A＝I1+I2+I3+I4+I5+I6+I7+I8＝2(I1+I2+I3+I4)；
B＝I2+I3+I4+I5+I6+I7＝2(I2+I3+I4)；
C＝I3+I4+I5+I6＝2(I3+I4)；
D＝I4+I5＝2(I4+I5)。
Consider the proportionate relationship of A, B, C, D, obtain easily
I1:I2:I3:I4＝0.0761:0.2168:0.3244:0.3827。
Realize this circuit according to the selected suitable current value of this ratio.
An important application of square wave-sine wave signal converting method provided by the present invention and change-over circuit promptly is a fm transmitter system.Owing to transmit is to adopt frequency modulation(FM), the information of that is to say exists only in the frequency change of modulation signal, therefore fm transmitter system often adopts based on the frequency synthesizer of phase-locked loop and modulates, the output that is to say voltage controlled oscillator promptly is the FM signal after the modulation, generally speaking the voltage controlled oscillator of frequency modulation system is to adopt ring oscillator to constitute, the voltage controlled oscillator of this structure has simplicity of design and the little advantage of area, though phase noise is weaker with respect to the oscillator of electric capacity-inductance resonance, also is enough to satisfy frequency modulation system and has required.In the process of design ring oscillator, in order to improve phase noise, need make oscillator signal have fast as far as possible rise time and fall time, that is to say that signal often is the form near square wave.Suppose that voltage controlled oscillator is output as the ideal square wave of period T, so in this square wave except comprising the fundamental component that frequency is 1/T, comprise that also frequency is 3/T, 5/T, etc. high order harmonic component, the amplitude of each harmonic is respectively 1/3,1/5 of first-harmonic,, as seen each higher harmonic components has occupied suitable energy in square-wave signal.If this signal is directly sent into power amplifier, these high order harmonic components also can be exaggerated so, and these high-order components may enter the frequency range of other radio application, and other signals are caused interference, therefore high order harmonic component must be reduced as far as possible.
Because the frequency range of FM signal is about 100MHz, as previously mentioned, the high frequency filter filtering that is difficult to take high-order takes sinusoidal wave forming technique then can well address this problem from the nearer each harmonic of fundamental frequency.Fig. 4 has provided the frequency modulation system block diagram of a comparatively typical square wave-sine wave signal change-over circuit, utilization produces heterogeneous modulation signal based on the frequency modulator of phase-locked loop, be sent in the sinusoidal wave shaping circuit, the sinusoidal signal of generation can the outer load of driving chip through class buffer amplifier.
The specific implementation of sinusoidal wave shaping circuit as shown in Figure 6, utilize current mirroring circuit to produce each road electric current, the P pipe all adopts the current mirror form, the N pipe then utilizes resistance R and capacitor C to produce a DC feedback, the grid voltage and the drain voltage of N pipe is given, if do not adopt such feedback form, but N pipe and P pipe all are connected into the current mirror form that high resistant is exported, then output node is the high resistant node, can make the DC level instability, cause circuit malfunction, so the such processing of N pipe can be played the effect of stable DC level.Under the enough big situation of RC value, only constitute direct current and low frequency feedback, and high-frequency signal can not feed back, therefore the N pipe also can be regarded as and the same current mirror form of P pipe under high frequency, the high frequency output impedance that is the two is all bigger, can guarantee the output performance of current signal.Because this circuit is based on current mode digital-to-analog converter, therefore output impedance is bigger, driving force relatively a little less than, generally need by the outer load of buffer amplifier circuit driving chip, because there is certain input capacitance in buffer amplifier circuit, this electric capacity also can be used for the pseudo sine wave filter is comparatively pure sine wave just, in amplifier, also some simple filter circuits can be set as required in addition, compare with the method for direct employing filter, here only need the very harmonic wave of high order of filtering, therefore be easy to realize.Finally reach well behaved sinusoidal wave moulding purpose, and signal can have been amplified the corresponding load of driving through buffering.
In sum, the present invention directly generates required sine wave signal by adopting the mode with the square-wave signal stack, has avoided the high frequency filter of the higher exponent number of direct employing, has saved area of chip and power consumption greatly, has reduced design complexities.
Claims (8)
1. a square wave-sine wave signal converting method is characterized in that, comprises
Identical, duty ratio of N cycle is 50% square wave control signal, and N is the integer greater than 1, and described N square wave control signal arranged in order, and the phase place of a back square wave control signal is than phase lag 1/2N the cycle of its previous square wave control signal;
Generate N square wave secondary signal respectively by N square wave control signal, the amplitude summation of described N square wave secondary signal is a, and the amplitude of n square-wave signal is
1≤n≤N wherein;
With described N square wave secondary signal stack, obtain a pseudo sine wave signal, the pseudo sine wave signal is carried out filtering obtain sine wave signal.
2. square wave-sine wave signal converting method according to claim 1 is characterized in that, described N square wave control signal generated by a square wave control signal.
3. square wave-sine wave signal change-over circuit of realizing that square wave-sine wave signal converting method as claimed in claim 1 adopted, it is characterized in that, comprise sinusoidal wave shaping circuit, described sinusoidal wave shaping circuit comprises the N road constant-current source circuit of arranging in order parallel with one another, N is the integer greater than 1, each road constant-current source circuit comprises positive circuit and the negative circuit that is connected in series, one termination power end of described positive circuit, one end ground connection of negative circuit, described positive circuit comprises a constant-current source and a switch, and described negative circuit comprises a constant-current source and a switch; The size of current that the constant-current source of positive circuit and negative circuit produces in described each road constant-current source circuit equates that direction is identical, the size of current that constant-current source produced in the constant-current source circuit of n road
Wherein I is the current reference size, 1≤n≤N; Switch in the described constant-current source circuit is respectively by N identical square wave control signal control of cycle, described N square wave control signal arranged in order, the phase place of the square wave control signal in back is than phase lag 1/2N the cycle of its previous square wave control signal, when described square wave control signal is preceding half period, the switch closure of the positive circuit that this square wave control signal is controlled, the switch of negative circuit disconnect, when described square wave control signal was the back half period, the switch of the positive circuit that this square wave control signal is controlled disconnected, the switch closure of negative circuit; Positive circuit all interconnects with the node that negative circuit is connected in the constant-current source circuit of described N road, and as the output of pseudo sine wave signal; Described for the output of sine wave signal is connected with filter amplification circuit, described pseudo sine wave signal processing is become sine wave signal.
4. square wave according to claim 3-sine wave signal change-over circuit is characterized in that, the switch of described positive circuit adopts the PMOS pipe, and the switch of negative circuit adopts the NMOS pipe, the grid of described square wave control signal control PMOS pipe and NMOS pipe.
5. square wave according to claim 3-sine wave signal change-over circuit is characterized in that, described N is an even number.
6. square wave according to claim 3-sine wave signal change-over circuit is characterized in that, described N square wave control signal produced by ring oscillator.
7. square wave according to claim 3-sine wave signal change-over circuit is characterized in that, described N square wave control signal produced by delay-locked loop by a square-wave signal.
8. square wave according to claim 3-sine wave signal change-over circuit is characterized in that, described N square wave control signal produced by counter circuit by a square-wave signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100431562A CN101478286A (en) | 2008-03-03 | 2008-03-03 | Square wave-sine wave signal converting method and converting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100431562A CN101478286A (en) | 2008-03-03 | 2008-03-03 | Square wave-sine wave signal converting method and converting circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101478286A true CN101478286A (en) | 2009-07-08 |
Family
ID=40838928
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2008100431562A Pending CN101478286A (en) | 2008-03-03 | 2008-03-03 | Square wave-sine wave signal converting method and converting circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101478286A (en) |
Cited By (61)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2509146A (en) * | 2012-12-21 | 2014-06-25 | Lifescan Scotland Ltd | Hand held test meter with low-distortion signal generation |
| US9203402B1 (en) | 2010-05-20 | 2015-12-01 | Kandou Labs SA | Efficient processing and detection of balanced codes |
| US9246713B2 (en) | 2010-05-20 | 2016-01-26 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9251873B1 (en) | 2010-05-20 | 2016-02-02 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications |
| US9258154B2 (en) | 2014-02-02 | 2016-02-09 | Kandou Labs, S.A. | Method and apparatus for low power chip-to-chip communications with constrained ISI ratio |
| US9268683B1 (en) | 2012-05-14 | 2016-02-23 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
| US9275720B2 (en) | 2010-12-30 | 2016-03-01 | Kandou Labs, S.A. | Differential vector storage for dynamic random access memory |
| US9288089B2 (en) | 2010-04-30 | 2016-03-15 | Ecole Polytechnique Federale De Lausanne (Epfl) | Orthogonal differential vector signaling |
| US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
| US9300503B1 (en) | 2010-05-20 | 2016-03-29 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
| US9357036B2 (en) | 2010-05-20 | 2016-05-31 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
| US9362947B2 (en) | 2010-12-30 | 2016-06-07 | Kandou Labs, S.A. | Sorting decoder |
| US9363114B2 (en) | 2014-02-28 | 2016-06-07 | Kandou Labs, S.A. | Clock-embedded vector signaling codes |
| US9362974B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for high bandwidth chip-to-chip communications interface |
| US9362962B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for energy-efficient communications interface |
| US9369312B1 (en) | 2014-02-02 | 2016-06-14 | Kandou Labs, S.A. | Low EMI signaling for parallel conductor interfaces |
| US9401828B2 (en) | 2010-05-20 | 2016-07-26 | Kandou Labs, S.A. | Methods and systems for low-power and pin-efficient communications with superposition signaling codes |
| US9419828B2 (en) | 2013-11-22 | 2016-08-16 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
| US9419564B2 (en) | 2014-05-16 | 2016-08-16 | Kandou Labs, S.A. | Symmetric linear equalization circuit with increased gain |
| US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
| US9444654B2 (en) | 2014-07-21 | 2016-09-13 | Kandou Labs, S.A. | Multidrop data transfer |
| US9461862B2 (en) | 2014-08-01 | 2016-10-04 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US9470649B2 (en) | 2014-06-10 | 2016-10-18 | Lifescan Scotland Limited | Hand-held test mester with low-distortion signal generation circuit |
| US9479369B1 (en) | 2010-05-20 | 2016-10-25 | Kandou Labs, S.A. | Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage |
| US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
| US9544015B2 (en) | 2014-06-25 | 2017-01-10 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US9557760B1 (en) | 2015-10-28 | 2017-01-31 | Kandou Labs, S.A. | Enhanced phase interpolation circuit |
| US9564994B2 (en) | 2010-05-20 | 2017-02-07 | Kandou Labs, S.A. | Fault tolerant chip-to-chip communication with advanced voltage |
| US9577815B1 (en) | 2015-10-29 | 2017-02-21 | Kandou Labs, S.A. | Clock data alignment system for vector signaling code communications link |
| US9596109B2 (en) | 2010-05-20 | 2017-03-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
| CN106680242A (en) * | 2017-03-22 | 2017-05-17 | 重庆川仪自动化股份有限公司 | Modulation signal sine wave generation circuit, method and system of laser gas analyzer |
| US9667379B2 (en) | 2010-06-04 | 2017-05-30 | Ecole Polytechnique Federale De Lausanne (Epfl) | Error control coding for orthogonal differential vector signaling |
| US9674014B2 (en) | 2014-10-22 | 2017-06-06 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
| US9806761B1 (en) | 2014-01-31 | 2017-10-31 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
| US9825723B2 (en) | 2010-05-20 | 2017-11-21 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
| US9832046B2 (en) | 2015-06-26 | 2017-11-28 | Kandou Labs, S.A. | High speed communications system |
| US9852806B2 (en) | 2014-06-20 | 2017-12-26 | Kandou Labs, S.A. | System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding |
| US9900186B2 (en) | 2014-07-10 | 2018-02-20 | Kandou Labs, S.A. | Vector signaling codes with increased signal to noise characteristics |
| US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
| US9985745B2 (en) | 2013-06-25 | 2018-05-29 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9985634B2 (en) | 2010-05-20 | 2018-05-29 | Kandou Labs, S.A. | Data-driven voltage regulator |
| US10003315B2 (en) | 2016-01-25 | 2018-06-19 | Kandou Labs S.A. | Voltage sampler driver with enhanced high-frequency gain |
| US10003454B2 (en) | 2016-04-22 | 2018-06-19 | Kandou Labs, S.A. | Sampler with low input kickback |
| US10057049B2 (en) | 2016-04-22 | 2018-08-21 | Kandou Labs, S.A. | High performance phase locked loop |
| US10056903B2 (en) | 2016-04-28 | 2018-08-21 | Kandou Labs, S.A. | Low power multilevel driver |
| US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US10091035B2 (en) | 2013-04-16 | 2018-10-02 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
| US10116468B1 (en) | 2017-06-28 | 2018-10-30 | Kandou Labs, S.A. | Low power chip-to-chip bidirectional communications |
| US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
| US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
| US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
| US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
| US10277431B2 (en) | 2016-09-16 | 2019-04-30 | Kandou Labs, S.A. | Phase rotation circuit for eye scope measurements |
| US10326623B1 (en) | 2017-12-08 | 2019-06-18 | Kandou Labs, S.A. | Methods and systems for providing multi-stage distributed decision feedback equalization |
| US10333741B2 (en) | 2016-04-28 | 2019-06-25 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
| US10372665B2 (en) | 2016-10-24 | 2019-08-06 | Kandou Labs, S.A. | Multiphase data receiver with distributed DFE |
| US10496583B2 (en) | 2017-09-07 | 2019-12-03 | Kandou Labs, S.A. | Low power multilevel driver for generating wire signals according to summations of a plurality of weighted analog signal components having wire-specific sub-channel weights |
| US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
| US10686583B2 (en) | 2017-07-04 | 2020-06-16 | Kandou Labs, S.A. | Method for measuring and correcting multi-wire skew |
| CN112055294A (en) * | 2020-09-02 | 2020-12-08 | 歌尔微电子有限公司 | Capacitive MEMS chip driving circuit, capacitive MEMS sensor and intelligent electronic equipment |
| CN113162484A (en) * | 2020-11-29 | 2021-07-23 | 高学才 | Conversion of square wave drive and sine wave drive of permanent magnet motor |
-
2008
- 2008-03-03 CN CNA2008100431562A patent/CN101478286A/en active Pending
Cited By (102)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9288089B2 (en) | 2010-04-30 | 2016-03-15 | Ecole Polytechnique Federale De Lausanne (Epfl) | Orthogonal differential vector signaling |
| US9825677B2 (en) | 2010-04-30 | 2017-11-21 | ECOLE POLYTECHNIQUE FéDéRALE DE LAUSANNE | Orthogonal differential vector signaling |
| US9362962B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for energy-efficient communications interface |
| US9577664B2 (en) | 2010-05-20 | 2017-02-21 | Kandou Labs, S.A. | Efficient processing and detection of balanced codes |
| US9564994B2 (en) | 2010-05-20 | 2017-02-07 | Kandou Labs, S.A. | Fault tolerant chip-to-chip communication with advanced voltage |
| US10044452B2 (en) | 2010-05-20 | 2018-08-07 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
| US9985634B2 (en) | 2010-05-20 | 2018-05-29 | Kandou Labs, S.A. | Data-driven voltage regulator |
| US9596109B2 (en) | 2010-05-20 | 2017-03-14 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
| US9203402B1 (en) | 2010-05-20 | 2015-12-01 | Kandou Labs SA | Efficient processing and detection of balanced codes |
| US9288082B1 (en) | 2010-05-20 | 2016-03-15 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences |
| US9300503B1 (en) | 2010-05-20 | 2016-03-29 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
| US9357036B2 (en) | 2010-05-20 | 2016-05-31 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
| US9607673B1 (en) | 2010-05-20 | 2017-03-28 | Kandou Labs S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication |
| US9929818B2 (en) | 2010-05-20 | 2018-03-27 | Kandou Bus, S.A. | Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication |
| US9362974B2 (en) | 2010-05-20 | 2016-06-07 | Kandou Labs, S.A. | Methods and systems for high bandwidth chip-to-chip communications interface |
| US9838017B2 (en) | 2010-05-20 | 2017-12-05 | Kandou Labs, S.A. | Methods and systems for high bandwidth chip-to-chip communcations interface |
| US9251873B1 (en) | 2010-05-20 | 2016-02-02 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications |
| US9401828B2 (en) | 2010-05-20 | 2016-07-26 | Kandou Labs, S.A. | Methods and systems for low-power and pin-efficient communications with superposition signaling codes |
| US9246713B2 (en) | 2010-05-20 | 2016-01-26 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9413384B1 (en) | 2010-05-20 | 2016-08-09 | Kandou Labs, S.A. | Efficient processing and detection of balanced codes |
| US9825723B2 (en) | 2010-05-20 | 2017-11-21 | Kandou Labs, S.A. | Methods and systems for skew tolerance in and advanced detectors for vector signaling codes for chip-to-chip communication |
| US9819522B2 (en) | 2010-05-20 | 2017-11-14 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication |
| US9485057B2 (en) | 2010-05-20 | 2016-11-01 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9692555B2 (en) | 2010-05-20 | 2017-06-27 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9686107B2 (en) | 2010-05-20 | 2017-06-20 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
| US9450791B2 (en) | 2010-05-20 | 2016-09-20 | Kandoub Lab, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication |
| US9479369B1 (en) | 2010-05-20 | 2016-10-25 | Kandou Labs, S.A. | Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage |
| US10468078B2 (en) | 2010-05-20 | 2019-11-05 | Kandou Labs, S.A. | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication |
| US9667379B2 (en) | 2010-06-04 | 2017-05-30 | Ecole Polytechnique Federale De Lausanne (Epfl) | Error control coding for orthogonal differential vector signaling |
| US9424908B2 (en) | 2010-12-30 | 2016-08-23 | Kandou Labs, S.A. | Differential vector storage for dynamic random access memory |
| US9362947B2 (en) | 2010-12-30 | 2016-06-07 | Kandou Labs, S.A. | Sorting decoder |
| US9275720B2 (en) | 2010-12-30 | 2016-03-01 | Kandou Labs, S.A. | Differential vector storage for dynamic random access memory |
| US10164809B2 (en) | 2010-12-30 | 2018-12-25 | Kandou Labs, S.A. | Circuits for efficient detection of vector signaling codes for chip-to-chip communication |
| US9361223B1 (en) | 2012-05-14 | 2016-06-07 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
| US9524106B1 (en) | 2012-05-14 | 2016-12-20 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
| US9268683B1 (en) | 2012-05-14 | 2016-02-23 | Kandou Labs, S.A. | Storage method and apparatus for random access memory using codeword storage |
| GB2509146B (en) * | 2012-12-21 | 2014-11-05 | Lifescan Scotland Ltd | Hand-held test meter with low-distortion signal generation circuit block |
| GB2509146A (en) * | 2012-12-21 | 2014-06-25 | Lifescan Scotland Ltd | Hand held test meter with low-distortion signal generation |
| US10091035B2 (en) | 2013-04-16 | 2018-10-02 | Kandou Labs, S.A. | Methods and systems for high bandwidth communications interface |
| US9985745B2 (en) | 2013-06-25 | 2018-05-29 | Kandou Labs, S.A. | Vector signaling with reduced receiver complexity |
| US9419828B2 (en) | 2013-11-22 | 2016-08-16 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
| US9806761B1 (en) | 2014-01-31 | 2017-10-31 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
| US10177812B2 (en) | 2014-01-31 | 2019-01-08 | Kandou Labs, S.A. | Methods and systems for reduction of nearest-neighbor crosstalk |
| US9258154B2 (en) | 2014-02-02 | 2016-02-09 | Kandou Labs, S.A. | Method and apparatus for low power chip-to-chip communications with constrained ISI ratio |
| US10348436B2 (en) | 2014-02-02 | 2019-07-09 | Kandou Labs, S.A. | Method and apparatus for low power chip-to-chip communications with constrained ISI ratio |
| US9369312B1 (en) | 2014-02-02 | 2016-06-14 | Kandou Labs, S.A. | Low EMI signaling for parallel conductor interfaces |
| US9686106B2 (en) | 2014-02-28 | 2017-06-20 | Kandou Labs, S.A. | Clock-embedded vector signaling codes |
| US9363114B2 (en) | 2014-02-28 | 2016-06-07 | Kandou Labs, S.A. | Clock-embedded vector signaling codes |
| US10020966B2 (en) | 2014-02-28 | 2018-07-10 | Kandou Labs, S.A. | Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage |
| US9509437B2 (en) | 2014-05-13 | 2016-11-29 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
| US10333749B2 (en) | 2014-05-13 | 2019-06-25 | Kandou Labs, S.A. | Vector signaling code with improved noise margin |
| US9692381B2 (en) | 2014-05-16 | 2017-06-27 | Kandou Labs, S.A. | Symmetric linear equalization circuit with increased gain |
| US9419564B2 (en) | 2014-05-16 | 2016-08-16 | Kandou Labs, S.A. | Symmetric linear equalization circuit with increased gain |
| US9470649B2 (en) | 2014-06-10 | 2016-10-18 | Lifescan Scotland Limited | Hand-held test mester with low-distortion signal generation circuit |
| US9852806B2 (en) | 2014-06-20 | 2017-12-26 | Kandou Labs, S.A. | System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding |
| US11716226B2 (en) | 2014-06-25 | 2023-08-01 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US9917711B2 (en) | 2014-06-25 | 2018-03-13 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US10404500B2 (en) | 2014-06-25 | 2019-09-03 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US11283654B2 (en) | 2014-06-25 | 2022-03-22 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US9544015B2 (en) | 2014-06-25 | 2017-01-10 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US10091033B2 (en) | 2014-06-25 | 2018-10-02 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US10791008B2 (en) | 2014-06-25 | 2020-09-29 | Kandou Labs, S.A. | Multilevel driver for high speed chip-to-chip communications |
| US10320588B2 (en) | 2014-07-10 | 2019-06-11 | Kandou Labs, S.A. | Vector signaling codes with increased signal to noise characteristics |
| US9900186B2 (en) | 2014-07-10 | 2018-02-20 | Kandou Labs, S.A. | Vector signaling codes with increased signal to noise characteristics |
| US10003424B2 (en) | 2014-07-17 | 2018-06-19 | Kandou Labs, S.A. | Bus reversible orthogonal differential vector signaling codes |
| US9432082B2 (en) | 2014-07-17 | 2016-08-30 | Kandou Labs, S.A. | Bus reversable orthogonal differential vector signaling codes |
| US9444654B2 (en) | 2014-07-21 | 2016-09-13 | Kandou Labs, S.A. | Multidrop data transfer |
| US9893911B2 (en) | 2014-07-21 | 2018-02-13 | Kandou Labs, S.A. | Multidrop data transfer |
| US10230549B2 (en) | 2014-07-21 | 2019-03-12 | Kandou Labs, S.A. | Multidrop data transfer |
| US10122561B2 (en) | 2014-08-01 | 2018-11-06 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US9461862B2 (en) | 2014-08-01 | 2016-10-04 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US9838234B2 (en) | 2014-08-01 | 2017-12-05 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US9674014B2 (en) | 2014-10-22 | 2017-06-06 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
| US10243765B2 (en) | 2014-10-22 | 2019-03-26 | Kandou Labs, S.A. | Method and apparatus for high speed chip-to-chip communications |
| US9832046B2 (en) | 2015-06-26 | 2017-11-28 | Kandou Labs, S.A. | High speed communications system |
| US10116472B2 (en) | 2015-06-26 | 2018-10-30 | Kandou Labs, S.A. | High speed communications system |
| US9557760B1 (en) | 2015-10-28 | 2017-01-31 | Kandou Labs, S.A. | Enhanced phase interpolation circuit |
| US9577815B1 (en) | 2015-10-29 | 2017-02-21 | Kandou Labs, S.A. | Clock data alignment system for vector signaling code communications link |
| US10055372B2 (en) | 2015-11-25 | 2018-08-21 | Kandou Labs, S.A. | Orthogonal differential vector signaling codes with embedded clock |
| US10003315B2 (en) | 2016-01-25 | 2018-06-19 | Kandou Labs S.A. | Voltage sampler driver with enhanced high-frequency gain |
| US10003454B2 (en) | 2016-04-22 | 2018-06-19 | Kandou Labs, S.A. | Sampler with low input kickback |
| US10057049B2 (en) | 2016-04-22 | 2018-08-21 | Kandou Labs, S.A. | High performance phase locked loop |
| US10333741B2 (en) | 2016-04-28 | 2019-06-25 | Kandou Labs, S.A. | Vector signaling codes for densely-routed wire groups |
| US10396788B2 (en) | 2016-04-28 | 2019-08-27 | Kandou Labs, S.A. | Low power multilevel driver |
| US10153591B2 (en) | 2016-04-28 | 2018-12-11 | Kandou Labs, S.A. | Skew-resistant multi-wire channel |
| US10056903B2 (en) | 2016-04-28 | 2018-08-21 | Kandou Labs, S.A. | Low power multilevel driver |
| US9906358B1 (en) | 2016-08-31 | 2018-02-27 | Kandou Labs, S.A. | Lock detector for phase lock loop |
| US10355852B2 (en) | 2016-08-31 | 2019-07-16 | Kandou Labs, S.A. | Lock detector for phase lock loop |
| US10277431B2 (en) | 2016-09-16 | 2019-04-30 | Kandou Labs, S.A. | Phase rotation circuit for eye scope measurements |
| US10200188B2 (en) | 2016-10-21 | 2019-02-05 | Kandou Labs, S.A. | Quadrature and duty cycle error correction in matrix phase lock loop |
| US10372665B2 (en) | 2016-10-24 | 2019-08-06 | Kandou Labs, S.A. | Multiphase data receiver with distributed DFE |
| US10200218B2 (en) | 2016-10-24 | 2019-02-05 | Kandou Labs, S.A. | Multi-stage sampler with increased gain |
| CN106680242A (en) * | 2017-03-22 | 2017-05-17 | 重庆川仪自动化股份有限公司 | Modulation signal sine wave generation circuit, method and system of laser gas analyzer |
| US10116468B1 (en) | 2017-06-28 | 2018-10-30 | Kandou Labs, S.A. | Low power chip-to-chip bidirectional communications |
| US10686583B2 (en) | 2017-07-04 | 2020-06-16 | Kandou Labs, S.A. | Method for measuring and correcting multi-wire skew |
| US10203226B1 (en) | 2017-08-11 | 2019-02-12 | Kandou Labs, S.A. | Phase interpolation circuit |
| US10496583B2 (en) | 2017-09-07 | 2019-12-03 | Kandou Labs, S.A. | Low power multilevel driver for generating wire signals according to summations of a plurality of weighted analog signal components having wire-specific sub-channel weights |
| US10929329B2 (en) | 2017-09-07 | 2021-02-23 | Kandou Labs, S.A. | Low power multilevel driver for generating wire signals according to summations of a plurality of weighted analog signal components having wire-specific sub-channel weights |
| US10326623B1 (en) | 2017-12-08 | 2019-06-18 | Kandou Labs, S.A. | Methods and systems for providing multi-stage distributed decision feedback equalization |
| US10554380B2 (en) | 2018-01-26 | 2020-02-04 | Kandou Labs, S.A. | Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation |
| CN112055294A (en) * | 2020-09-02 | 2020-12-08 | 歌尔微电子有限公司 | Capacitive MEMS chip driving circuit, capacitive MEMS sensor and intelligent electronic equipment |
| CN113162484A (en) * | 2020-11-29 | 2021-07-23 | 高学才 | Conversion of square wave drive and sine wave drive of permanent magnet motor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101478286A (en) | Square wave-sine wave signal converting method and converting circuit | |
| CN102270995B (en) | System and method for transmitting a baseband real signal with a non-constant envelope using a polar transmitter | |
| CN102870328B (en) | There is the PLL charge pump of the coupling to bias node of minimizing | |
| US8908804B2 (en) | Phase interpolator | |
| US9800452B2 (en) | Digital quadrature modulator and switched-capacitor array circuit | |
| CN101167324A (en) | Reconfigurable transmitter with direct digital to RF modulator | |
| CN102611298A (en) | Power factor correction circuit | |
| CN101917126A (en) | Voltage-equalizing and power-equalizing control method for multi-module cascade solid-state transformer | |
| WO2012017580A1 (en) | Transmitter and method for controlling same | |
| US20210226612A1 (en) | System and method for improved rf pulse width modulation | |
| CN102694547A (en) | Oscillating circuit and method for generating the same | |
| CN101478234A (en) | Switching capacitor type DC-DC converter | |
| CN104620510A (en) | Transmitter | |
| EP2332251A1 (en) | Pulse-width modulation with selective pulse-eliminator | |
| CN101375575A (en) | Multi-mode modulation apparatus | |
| Fritzin et al. | Design and analysis of a class-D stage with harmonic suppression | |
| US9077511B2 (en) | Phase interpolator | |
| US20160087590A1 (en) | Tunable Envelope Tracking | |
| WO2011015534A2 (en) | Positive coefficient weighted quadrature modulation method and apparatus | |
| JP2008259201A (en) | System and method for digital modulation | |
| Weng et al. | A 400MHz/900MHz dual-band ultra-low-power digital transmitter for biomedical applications | |
| CN109286374A (en) | A kind of power supply for envelope-tracking | |
| CN103546099A (en) | Harmonic suppression frequency mixer | |
| CN108449058A (en) | Nonlinear compensation power amplification circuit and polar coordinate transmitter | |
| EP2779443B1 (en) | All digital zero-voltage switching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: RDA TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: RDA MICROELECTRONICS (SHANGHAI) CO., LTD. Effective date: 20100427 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201203 ROOM 302, BUILDING 2, NO.690, BIBO ROAD, PUDONG NEW DISTRICT, SHANGHAI CITY TO: HOUSE 22, ZHONGYIN BUILDING, MIDDLE 1ST ROAD, HONG KONG GARDEN |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20100427 Address after: 22 floor, Bank of China Tower, 1 Garden Road, Hongkong Applicant after: RDA Microelectronics Co., Ltd. Address before: 201203, room 2, building 690, No. 302 blue wave road, Shanghai, Pudong New Area Applicant before: RDA Microelectronics (Shanghai) Corp. Ltd. |
|
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090708 |