CN101442439B - Method for reporting interruption and PCI bus system - Google Patents
Method for reporting interruption and PCI bus system Download PDFInfo
- Publication number
- CN101442439B CN101442439B CN2008102397886A CN200810239788A CN101442439B CN 101442439 B CN101442439 B CN 101442439B CN 2008102397886 A CN2008102397886 A CN 2008102397886A CN 200810239788 A CN200810239788 A CN 200810239788A CN 101442439 B CN101442439 B CN 101442439B
- Authority
- CN
- China
- Prior art keywords
- pci
- bus
- address space
- event message
- incident
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention provides a method for reporting interruption and a bus system of peripheral component interconnect (PCI). A bus interruption agent is connected with the PCI bus, wherein the method comprises the following steps: the bus interruption agent monitors event information on the PCI bus; after the event information written to the event address space of the PCI is monitored, the bus interruption agent judges whether the event information written to the event address space meets the triggering interruption condition or not; if yes, interruption is sent to the CUP to trigger the CPU to perform polling on each event address space of the PCI; and if not, the interruption is not sent. The invention can reduce the burden of the CPU, and ensure that the event can be solved in time.
Description
Technical field
The present invention relates to the network communications technology, particularly a kind of method, pci bus system and bus of interruption of reporting interrupted the agency.
Background technology
Along with the continuous development of the communication technology and the raising of high-speed transfer demand; Data are arisen at the historic moment with the technology that control separates in the network equipment; Promptly in the network equipment, adopt peripheral component interconnection (PCI; Peripheral Component Interconnect) bus adopts system's packet interface (SPI-4, System Packet Interface Level 4) bus as the data channel between CPU and the PCI equipment as the control channel between CPU and the PCI equipment; Both made full use of the high-speed transfer advantage of SPI-4 bus, can separate processing information raise the efficiency again.
The present invention relates generally to the transmission and the processing of control information on the pci bus.Fig. 1 is the structure chart of pci bus system in the prior art; When PCI equipment has incident to notify CPU; Usually send to CPU and interrupt, have no progeny during CPU receives, thereby the interrupt status register that reads PCI equipment obtains the particular type of incident and carries out corresponding the processing.Yet; Incident in the pci bus system is complicated huge many, therefore, a kind of method to the CPU reported event is provided again in the prior art; Opened up PCI incident address space separately; PCI equipment writes event message in the PCI incident address space of making an appointment through the PCI bridge on pci bus, and dissimilar event messages leaves in the different PCI incident address spaces, and CPU starts timer; Every separated set time is carried out poll to each PCI incident address space, and whether check has incident to need to handle.
Yet in the said method of prior art, CPU carries out poll at a distance from regular time to each PCI incident address space according to timer is every; This just possibly cause following defective: if one of which PCI equipment does not have event message to write PCI incident address space; Promptly do not have incident to need CPU to handle, CPU still can carry out poll according to timer, and starting timer needs occupying system resources; This will inevitably increase the weight of the burden of CPU, reduces the efficient of software.Two, some the time incident produce very frequent; If the generation frequency of incident is greater than the timing frequency of timer; Then may cause the event message in the PCI incident address space not covered by new event message again when in time being handled, promptly regularly inquiry velocity is unable to catch up with the renewal speed of event message and consequence such as cause that incident is lost.Three, some important or urgent incident is not frequent generation usually; But these incidents need obtain handling at once; Otherwise may cause serious consequences such as loss of data; The mode of obviously, carrying out poll according to timer in the prior art can not ensure that important or urgent incident can obtain handling immediately.
Summary of the invention
In view of this, the invention provides a kind of method and pci bus system that reports interruption, reduce the effect that CPU burden and assurance incident can access timely processing so that reach.
A kind of method that reports interruption is applied to the pci bus system, connects through pci bus between PCI bridge in this system and the PCI equipment; Also connected bus on the pci bus in this pci bus system and interrupted the agency, this method comprises:
Said bus is interrupted the event message on the agents listen pci bus; After listening to the event message that writes PCI incident address space; Judge whether the event message situation in the current PC I incident address space satisfies the down trigger condition; If then send and interrupt each PCI incident address space being carried out poll, otherwise do not send interruption to trigger CPU to CPU.
A kind of pci bus system, this system comprises: the PCI bridge and the PCI equipment that connect through pci bus; Also connect bus on the pci bus in this pci system and interrupted the agency;
Said bus is interrupted the agency; Be used to monitor the event message on the pci bus; After listening to the event message that writes PCI incident address space, judge whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition, if; Then send and interrupt each PCI incident address space being carried out poll, otherwise do not send interruption to trigger CPU to CPU.
Can find out by above technical scheme; The present invention monitors the event message on the pci bus through the bus interruption agency who is connected on the pci bus; After listening to the event message that writes PCI incident address space; When the event message situation in current PC I incident address space satisfies the down trigger condition, send interruption through the PCI bridge to CPU and each PCI incident address space is carried out poll to trigger CPU.Have the following advantages: one of which, when not having event message to write PCI incident address space, carry out polling operation with regard to not notifying CPU, also remove the needed system resource of startup timer from, thereby reduced the burden of CPU, improved software efficiency.Two, through event message on the pci bus is monitored; When satisfying the down trigger condition, in time report interruption to trigger CPU the event message in the PCI incident address space is carried out poll; And unlike must waiting until in the prior art that timer then triggers the poll of CPU, thereby avoid event message in time not to be processed and be capped the incident that is caused losing.Three, the down trigger condition can be set neatly according to the actual requirements; Incident to obtaining handling at once such as important or urgent etc. interrupts reporting, thereby avoids these incidents not obtain handling the serious consequences such as loss of data that caused at once; Also can merge processing, satisfy the down trigger condition by the time and unify again to interrupt reporting, thereby utilize resource more efficiently the event message that does not need to handle immediately.
Description of drawings
Fig. 1 is the structure chart of pci bus system in the prior art;
The system architecture diagram that Fig. 2 provides for the embodiment of the invention;
The detailed method flow chart that Fig. 3 provides for the embodiment of the invention;
The PCI incident address space that Fig. 4 provides for the embodiment of the invention sketch map is set;
The bus that Fig. 5 provides for the embodiment of the invention is interrupted agency's composition structure chart.
Embodiment
In order to make the object of the invention, technical scheme and advantage clearer, describe the present invention below in conjunction with accompanying drawing and specific embodiment.
Method provided by the invention mainly comprises: the bus that is arranged in advance on the pci bus is interrupted the event message on the agents listen pci bus; After listening to the event message that writes PCI incident address space; Judge whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition; If then send to CPU and interrupt each PCI incident address space being carried out poll to trigger CPU through the PCI bridge.
Below in conjunction with specific embodiment said method is described in detail.The system architecture diagram that Fig. 2 provides for the embodiment of the invention; In this system; In system original CPU, PCI bridge and each the PCI equipment; The extra bus that is provided with is interrupted the agency on pci bus, and this bus is interrupted the agency and hung on the pci bus and can monitor the event message write operation that sends on the pci bus.Sending event message with PCI equipment 1 below is that example is described this method, and its process is as shown in Figure 3, can may further comprise the steps:
When step 301:PCI equipment 1 produces incident PCinfo1, send bus to the PCI bridge and use request.
PCI equipment in this system can be physical layer (PHY) chip, media access layer (MAC) chip, high-level data link control procedure (HDLC) chip, segmentation and reorganization (SAR, SegmentationAnd Reassembly) chip etc.
When step 302:PCI bridge satisfies the pci bus service regeulations at PCI equipment 1, authorize the bus right to use to PCI equipment 1.
In the pci bus system, each PCI equipment is formed tree structure through the PCI bridge usually, and the PCI bridge is the PCI equipment that comprises moderator, and the bus use that each PCI equipment sends is asked to arbitrate to authorize the PCI device bus that satisfies the bus service regeulations right to use.
Above-mentioned pci bus service regeulations can be the poll rule, and each PCI equipment all has one's own bus time slot, the bus right to use that the PCI bridge can be authorized this PCI equipment at the corresponding bus time slot of PCI equipment; Also can be the priority service regeulations; If current only have a PCI equipment to send bus use request; Then directly authorize the bus right to use of this PCI equipment; Use request if there are a plurality of PCI equipment to send buses, then according to the high PCI device bus right to use of priority elder generation's grant priority of predefined each PCI equipment, the PCI device bus right to use that grant priority is low again; Also can adopt other bus service regeulations, this part content is a prior art, repeats no more at this.
The event message that step 303:PCI equipment 1 will comprise PCinfo1 writes corresponding PCI incident address space.
A plurality of PCI incident address spaces can be set in advance; The corresponding different events type of each PCI incident address space; As shown in Figure 4; Event type is that the corresponding event message of PCinfo1 leaves the PCI incident address space that the address is InfoAdd1 in, and event type is that the corresponding event message of PCinfo2 leaves the PCI incident address space that the address is InfoAdd2 in, and event type is that the corresponding event message of PCinfo3 leaves the PCI incident address space etc. that the address is InfoAdd3 in.This event type can be divided according to the important or urgency level of incident, also can divide according to the generation frequency of incident.
Step 304: bus is interrupted agents listen to the event message that writes PCI incident address space, and judges whether the event message situation in the current PC I incident address space satisfies the down trigger condition, if, execution in step 305, otherwise, interruption do not produced.
Bus is interrupted acting on behalf of the event message on the pci bus is monitored, if the destination address of event message is the address of PCI incident address space, then confirms to listen to the event message that writes PCI incident address space.
When whether the event message situation in judging current PC I incident address space satisfies the down trigger condition; Can be specially: bus is interrupted the PCI incident address space that event message that the agency confirms to listen to will write; Whether the event message amount in this PCI incident address space of judging reaches to the set threshold value of the event type of this event message; If confirm that then the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition.
When event type was divided according to the important or urgency level of incident, the down trigger condition was set according to the important or urgency level of event message in the PCI incident address space.Give one example below: suppose to be divided into important event type and four kinds of emergency, important not emergency, inessential emergency and inessential and not emergencies; For example; With incidents such as queue full, buffer memory exhaust as important and emergency; The fan temperature is crossed high incident as important not emergency, individual channels message CRC is made mistakes as inessential emergency, with other such as statistical phenomeon etc. as inessential and not urgent incident.Correspondingly, four PCI incident address spatial of opening up in advance are not used to store four types event message, this moment predefined down trigger condition can for: trigger when the event message of important and emergency is arranged and interrupt.In this case, in a single day bus interrupts acting on behalf of monitoring has on the pci bus when sending to the PCI incident address space of depositing important and emergency, sends down trigger CPU to CPU and carries out poll.Certainly; Trigger in the time of also can defining the down trigger condition in advance and be the event message of event message that important and emergency are arranged or important not emergency and interrupt, trigger in the time of also can defining in the event message of event message that the down trigger condition is the event message that important and emergency are arranged, important not emergency or inessential emergency any in advance and interrupt.
In addition, bus is interrupted the agency can carry out record to various types of event messages, when the event message amount in the PCI incident address space reaches preset size of message threshold value, triggers and interrupts, and promptly realizes the merging of interrupting.The mode that this interruption merges can combine above-mentioned important or urgency level according to type of message to set the down trigger condition.For example: can define the down trigger condition is: important and event message amount that event message amount that event message amount emergency reaches first threshold, important not emergency event message reaches second threshold value, inessential emergency reaches to trigger when the 3rd threshold value, inessential and size of message not emergency reach in the 4th threshold value any and interrupts.First threshold, second threshold value, the 3rd threshold value and the 4th threshold value can be set usually according to actual needs to be increased successively.
When event type was divided according to the generation frequency of incident, the down trigger condition can be set according to the event message amount in the PCI incident address space.Give one example below: suppose with incident produce frequency more than or equal to the incident of frequency threshold as the high-frequency incident, produce frequency less than the incident of frequency domain threshold value as the low frequency incident; Correspondingly; Two PCI incident address spatial of opening up in advance are not used to store the event message of high-frequency incident and the event message of low frequency incident; At this moment, predefined down trigger condition can for: when the event message amount of high-frequency incident reaches preset the 5th threshold value, trigger and interrupt, when the event message amount of low frequency incident reaches preset the 6th threshold value, trigger and interrupt; Wherein, the 5th threshold value can be set according to the actual requirements and be less than or equal to the 6th threshold value.
Other setting means is adopted in all right actual demand of down trigger condition, enumerates no longer one by one at this.
Suppose among this embodiment; The event message that PCI equipment 1 sends is important and emergency; And important and event message amount emergency that bus is interrupted agency's record after sending interruption last time reaches presetting first threshold, then confirms to satisfy the down trigger condition, execution in step 305.
Step 305: bus is interrupted the agency and is sent interruption to CPU.
Each PCI equipment can not possess the interrupt interface with CPU among the present invention; And bus interrupts acting on behalf of the interrupt interface that possesses with CPU; Event message on the pci bus interrupts unified the reporting of interrupting of agency by bus, and can interrupt being provided with on the agency various down trigger conditions in bus through step 304 and trigger to send to CPU and interrupt.
Step 306:CPU has no progeny in receiving, and each PCI incident address space is carried out poll, and event message is wherein handled.
CPU has no progeny in receiving; When each PCI incident address space is carried out poll; Also can carry out poll according to the priority orders of event type; For example, according to the order of important and emergency, important not emergency, inessential emergency and inessential and not emergency its corresponding PCI incident address space is carried out poll, so that the high incident of the priority of event type is carried out priority treatment.
It more than is the detailed description that method provided by the invention is carried out; Be described in detail in the face of system provided by the present invention down; This system configuration can be as shown in Figure 2, comprising: through PCI bridge and the PCI equipment that pci bus connects, also further connected bus on this pci bus and interrupted the agency.
Wherein, Bus is interrupted the agency, is used to monitor the event message on the pci bus, listen to the event message that writes PCI incident address space after; Judge whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition; If then send and interrupt each PCI incident address space being carried out poll, otherwise do not send interruption to trigger CPU to CPU.
When PCI equipment can be used to produce incident, send bus to the PCI bridge and use request, after being authorized the bus right to use, on pci bus, send event message with the pairing PCI incident of the event type that writes this event message address space by the PCI bridge.
The PCI bridge after being used to receive the bus use request of PCI equipment transmission, when this PCI equipment satisfies the pci bus service regeulations, is authorized the bus right to use to this PCI equipment.
The structure of facing above-mentioned bus interruption agency down is described in detail, and is as shown in Figure 5, and this bus is interrupted the agency and can specifically be comprised: message monitoring unit 501, condition judgment unit 502 and interruption transmitting element 503.
Interrupt transmitting element 503, be used in the judged result of condition judgment unit 502 when being, send to CPU through the PCI bridge and interrupt each PCI incident address space being carried out poll with triggering CPU; For not the time, do not send interruption in the judged result of condition judgment unit 502.
Wherein, when the destination address that message monitoring unit 501 listens to event message is the address of PCI incident address space, confirm to listen to the event message that writes PCI incident address space.
Particularly; When determining whether to satisfy the down trigger condition; After condition judgment unit 502 listens to the event message that writes PCI incident address space at message monitoring unit 501; The PCI incident address space that the event message of confirming to listen to will write; Whether the event message amount in the PCI incident address space that judgement will write reaches to the set threshold value of the event type of this event message, if confirm that then the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition.
For example; The PCI incident address space that condition judgment unit 502 can will write according to the event message that message monitoring unit 501 listens to is confirmed the event type of this event message; If the important or urgency level that the definite event type is characterized satisfies preset important or urgency level threshold value, confirm that then the event message situation in the current PC I incident address space satisfies the down trigger condition.
Perhaps; Have no progeny on interrupting transmitting element, once sending in condition judgment unit 502; The event message of the PCI incident address space that writes that message monitoring unit 501 is listened to carries out record, if the event message amount that writes in one of them PCI incident address space is reached for the size of message threshold value that this PCI incident address space is set, confirms that then the event message situation in the current PC I incident address space satisfies the down trigger condition; Wherein, Write the important or urgency level of the event message of each PCI incident address space, perhaps, divide according to the generation frequency of event message according to event message.
Concrete triggering criterion setting and realization can be adopted the mode described in the method flow.
Can find out by above description; The present invention monitors the event message on the pci bus through the bus interruption agency who is connected on the pci bus; After listening to the event message that writes PCI incident address space; When the event message situation in current PC I incident address space satisfies the down trigger condition, send interruption through the PCI bridge to CPU and each PCI incident address space is carried out poll to trigger CPU.Have the following advantages: one of which, when not having event message to write PCI incident address space, carry out polling operation with regard to not notifying CPU, also remove the needed system resource of startup timer from, thereby reduced the burden of CPU, improved software efficiency.Two, through the pci bus event message is monitored; When satisfying the down trigger condition, in time report interruption to trigger CPU the event message in the PCI incident address space is carried out poll; And unlike must waiting until in the prior art that timer then triggers the poll of CPU, thereby avoid event message in time not to be processed and be capped the incident that is caused losing.Three, the down trigger condition can be set neatly according to the actual requirements; Incident to obtaining handling at once such as important or urgent etc. interrupts reporting, thereby avoids these incidents not obtain handling the serious consequences such as loss of data that caused at once; Also can merge processing, satisfy the down trigger condition by the time and unify again to interrupt reporting, thereby utilize resource more efficiently the event message that does not need to handle immediately.
The above is merely preferred embodiment of the present invention, and is in order to restriction the present invention, not all within spirit of the present invention and principle, any modification of being made, is equal to replacement, improvement etc., all should be included within the scope that the present invention protects.
Claims (10)
1. a method that reports interruption is applied to peripheral component interconnection pci bus system, and the PCI equipment in this system is connected with CPU with the PCI bridge through pci bus; It is characterized in that also connected bus on the pci bus in this pci bus system and interrupted the agency, this method comprises:
Said bus is interrupted the event message on the agents listen pci bus; After listening to the event message that writes PCI incident address space; Judge whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition; If then send and interrupt each PCI incident address space being carried out poll, otherwise do not send interruption to trigger CPU to CPU.
2. method according to claim 1 is characterized in that, when PCI equipment produces incident, sends bus to the PCI bridge and uses request; When the PCI bridge satisfies the pci bus service regeulations at said PCI equipment, authorize the bus right to use to said PCI equipment; Said PCI equipment sends event message with the pairing PCI incident of the event type that writes this event message address space on pci bus.
3. method according to claim 1 is characterized in that, is the address of PCI incident address space if listen to the destination address of event message, then confirms to listen to the event message that writes PCI incident address space.
4. according to claim 1,2 or 3 described methods, it is characterized in that judge whether event message situation in the current PCI of the writing incident address space satisfies the down trigger condition and specifically comprise:
Said bus is interrupted the PCI incident address space that said event message that the agency confirms to listen to will write; Whether the event message amount in the said PCI incident address space that will write of judging reaches to the set threshold value of the event type of this event message; If confirm that then the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition.
5. method according to claim 4 is characterized in that, said event type is divided according to the important urgency level of incident or the generation frequency of incident.
6. according to claim 1,2 or 3 described methods, it is characterized in that said CPU carries out poll to each PCI incident address space and specifically comprises: said CPU carries out poll according to the priority orders of the event type that each PCI incident address space is characterized.
7. pci bus system, this system comprises: PCI equipment, PCI bridge and CPU, said PCI equipment links to each other with CPU with the PCI bridge through pci bus; It is characterized in that, also connected bus on the pci bus in this pci system and interrupted the agency;
Said bus is interrupted the agency; Be used to monitor the event message on the pci bus; After listening to the event message that writes PCI incident address space, judge whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition, if; Then send and interrupt each PCI incident address space being carried out poll, otherwise do not send interruption to trigger CPU to CPU.
8. system according to claim 7; It is characterized in that; Said PCI equipment when being used to produce incident, sending bus to the PCI bridge and uses request; After being authorized the bus right to use, on pci bus, send event message with the pairing PCI incident of the event type that writes this event message address space by said PCI bridge;
Said PCI bridge after being used to receive said bus and using request, when said PCI equipment satisfies the pci bus service regeulations, is authorized the bus right to use to said PCI equipment.
9. system according to claim 7 is characterized in that, this bus is interrupted the agency and specifically comprised: message monitoring unit, condition judgment unit and interruption transmitting element;
Said message monitoring unit is used to monitor the event message on the pci bus;
Said condition judgment unit is used for after said message monitoring unit listens to the event message that writes PCI incident address space, judges whether the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition;
Said interruption transmitting element; Be used in the judged result of said condition judgment unit when being; Send to interrupt each PCI incident address space being carried out poll to CPU through said PCI bridge, for not the time, do not send interruption in the judged result of said condition judgment unit to trigger CPU.
10. system according to claim 9; It is characterized in that; Said condition judgment unit is after said message monitoring unit listens to the event message that writes PCI incident address space; The PCI incident address space that the said event message of confirming to listen to will write; Whether the event message amount in the said PCI incident address space that will write of judging reaches to the set threshold value of the event type of this event message, if confirm that then the event message situation in the current PCI of the writing incident address space satisfies the down trigger condition.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008102397886A CN101442439B (en) | 2008-12-17 | 2008-12-17 | Method for reporting interruption and PCI bus system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008102397886A CN101442439B (en) | 2008-12-17 | 2008-12-17 | Method for reporting interruption and PCI bus system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101442439A CN101442439A (en) | 2009-05-27 |
| CN101442439B true CN101442439B (en) | 2012-07-11 |
Family
ID=40726691
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008102397886A Expired - Fee Related CN101442439B (en) | 2008-12-17 | 2008-12-17 | Method for reporting interruption and PCI bus system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101442439B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8364862B2 (en) * | 2009-06-11 | 2013-01-29 | Intel Corporation | Delegating a poll operation to another device |
| CN102200770B (en) * | 2011-04-06 | 2013-04-10 | 北京配天大富精密机械有限公司 | Information interactive system and method based on PCI (Peripheral Component Interconnect) and upper computer |
| CN102693193B (en) * | 2012-04-26 | 2015-05-27 | 重庆重邮信科通信技术有限公司 | Interrupt auxiliary processing device, real-time system and interrupt processing method |
| CN104539557B (en) * | 2015-01-04 | 2017-08-11 | 盛科网络（苏州）有限公司 | Counting messages report CPU method and device |
| CN105468497A (en) * | 2015-12-15 | 2016-04-06 | 迈普通信技术股份有限公司 | Interruption exception monitoring method and apparatus |
| CN105491139A (en) * | 2015-12-16 | 2016-04-13 | 国网安徽省电力公司 | Extraction uploading system and method of vast data in network message analytical apparatus |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5771387A (en) * | 1996-03-21 | 1998-06-23 | Intel Corporation | Method and apparatus for interrupting a processor by a PCI peripheral across an hierarchy of PCI buses |
| CN1290365A (en) * | 1997-12-10 | 2001-04-04 | 英特尔公司 | Transactions supporting interrupt destination redirection and level triggered interrupt semantics |
| CN1889050A (en) * | 2006-07-26 | 2007-01-03 | 华为技术有限公司 | System and method for raising single-board exception handling ability |
-
2008
- 2008-12-17 CN CN2008102397886A patent/CN101442439B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5771387A (en) * | 1996-03-21 | 1998-06-23 | Intel Corporation | Method and apparatus for interrupting a processor by a PCI peripheral across an hierarchy of PCI buses |
| CN1290365A (en) * | 1997-12-10 | 2001-04-04 | 英特尔公司 | Transactions supporting interrupt destination redirection and level triggered interrupt semantics |
| CN1889050A (en) * | 2006-07-26 | 2007-01-03 | 华为技术有限公司 | System and method for raising single-board exception handling ability |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101442439A (en) | 2009-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101442439B (en) | Method for reporting interruption and PCI bus system | |
| CN111258737B (en) | Resource scheduling method and device and filter scheduler | |
| EP2234342A1 (en) | Method, system and device for transmitting packet messages | |
| CN101651556A (en) | System and method for monitoring server | |
| US8402190B2 (en) | Network adaptor optimization and interrupt reduction | |
| CN112765077B (en) | PCI cipher card master control asynchronous scheduling system | |
| CN110300040A (en) | A kind of communication means and relevant device | |
| CN108235432B (en) | BE data frame pre-scheduling method and device based on TTE protocol | |
| CA2857727C (en) | Computer-implemented method, computer system, computer program product to manage traffic in a network | |
| CN102082677B (en) | Alarm information processing method, device and system | |
| KR20100020253A (en) | Monitoring apparatus for message transmission in network for a vehicle | |
| CN102143053B (en) | Method, device and system for transmitting data | |
| CN109089281B (en) | Cluster communication method, terminal equipment and storage medium | |
| CN113268446B (en) | Information processing method and device for multiple airborne bus accesses | |
| CN101997777B (en) | Interruption processing method, device and network equipment | |
| CN107911317B (en) | Message scheduling method and device | |
| CN112491620B (en) | Multi-channel data transmission controller based on SRIO and adjusting method | |
| WO2019015487A1 (en) | Data retransmission method, rlc entity and mac entity | |
| CN101938401A (en) | Method and device for distributing group flow | |
| CN114040023B (en) | High-speed bus message error processing method, controller and storage medium | |
| CN101557436B (en) | Resource monitoring method and device thereof | |
| CN109150750B (en) | High-speed power business flow identification system and method | |
| CN116781448B (en) | CAN message loss prevention method, device, system, chip and medium | |
| CN108255770B (en) | Processing method based on 1394 bus event message response mechanism | |
| CN109901447B (en) | CAN bus extension device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: Xinhua three Technology Co., Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: Huasan Communication Technology Co., Ltd. |
|
| CP03 | Change of name, title or address | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120711 Termination date: 20191217 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |