CN100442204C - System-on-chip chip and its power consumption control method - Google Patents
System-on-chip chip and its power consumption control method Download PDFInfo
- Publication number
- CN100442204C CN100442204C CNB2006101062960A CN200610106296A CN100442204C CN 100442204 C CN100442204 C CN 100442204C CN B2006101062960 A CNB2006101062960 A CN B2006101062960A CN 200610106296 A CN200610106296 A CN 200610106296A CN 100442204 C CN100442204 C CN 100442204C
- Authority
- CN
- China
- Prior art keywords
- chip
- module
- high frequency
- control information
- central processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Microcomputers (AREA)
- Power Sources (AREA)
Abstract
The present invention discloses a system-on-chip chip and a power consumption controlling method. A sleeping state controlling unit and a sleeping state executing unit are added in a power consumption controlling module of the system-on-chip chip, and the sleeping state controlling unit controls a clock generating module according to the control information of a processor system through the sleeping state executing unit, so the clock generating module outputs a clock signal with high frequency to a corresponding module. The present invention has methods that working states of a central processing unit, every direct access storer and every corresponding storer are determined, and according to the certain working state, the corresponding control information is sent out. The clock generating module outputs the clock signal with high frequency to every module according to the control information. In the present invention, according to the working state of every module in the system-on-chip chip, the corresponding control information is sent. Consequently, the power consumption of the system-on-chip chip is flexibly controlled, so the energy consumption of the system-on-chip chip is better saved.
Description
Technical field
The present invention relates to a kind of chip and control method thereof, relate in particular to a kind of on-chip system chip and power consumption control method thereof.
Background technology
Along with the develop rapidly of integrated circuit technique with to the demand of portable customer-oriented electronic product of consumer electronics product-particularly, promoted the develop rapidly of on-chip system chip, also many new problems have been proposed to people.
For battery-driven on-chip system chip, can not only consider that its optimizes two the aspect-speed and the area in space, and must note the 3rd aspect-power consumption that it has showed and that become more and more important, so just can extend the life of a cell and working time of electronic product.
In the process of practical application on-chip system chip, may need all hardware resource of on-chip system chip to participate in sometimes, but also may only need a part of hardware resource wherein to participate in sometimes; May need to import very high frequency of operation in some applications, and in other some application, can reduce the frequency of operation of input greatly.
According to the These characteristics of on-chip system chip, the following method of available technology adopting is carried out power consumption control to on-chip system chip, to extend the life of a cell and working time of electronic product.As shown in Figure 1, on-chip system chip comprises processor system and plurality of modules, these modules can be outside DMA (DirectMemory Access, direct access storage device), external memory storage, clock generating module, power consumption control module and functional module.Described functional module can be coprocessor.Wherein, processor system comprises modules such as central processing unit, storer, inner DMA, link to each other by processor system memory bus 4 between the three, central processing unit can be by sending control command to inner DMA, finish the operation of moving by inner DMA to data in the internal storage, and in moving process, central processing unit no longer participates in.The clock generating inside modules is provided with PLL (Phase Locked Loop, phaselocked loop), makes the clock generating module utilize the medium and low frequency clock of the outside input of on-chip system chip, produces the required medium-high frequency work clock signal of inner each module of on-chip system chip.By among Fig. 1 as can be seen, the central processing unit of processor system, internal storage, inner DMA are connected on the processor system input/output bus 1 jointly with outside DMA, external memory storage, and can realize data transmission each other.Outside DMA, external memory storage all link to each other with the memory bus 3 of on-chip system chip, and outside DMA can realize the data transmission to external memory storage.
When on-chip system chip was carried out power consumption control, central processing unit can be judged concrete which module in work according to the operation conditions of current software, the resting state which module is in, and then the control strategy of generation on-chip system chip.In Fig. 1, the central processing unit of on-chip system chip inside, internal storage, inner DMA, outside DMA, external memory storage, functional module all link to each other with the work clock bus 2 of clock generating module.The control information that central processing unit cuts out certain module with needs is sent to power consumption control module, power consumption control module is sent the instruction of closing to respective modules output high-frequency work clock according to the control information that receives to the clock generating module, stop to respective modules output services clock by the clock generating module, thereby realize the power consumption of control on-chip system chip, reach purpose of power saving.
In power consumption control module, there are finite state machine and corresponding execution module.Finite state machine carries out Clock gating by execution module control clock generating module to each module according to the instruction of central processing unit, promptly stops to supply with work clock to each module and realizes saving the electric energy that on-chip system chip consumes.Specifically, comprise following several state of a control in the finite state machine, under different state of a controls, close clock output to respective modules by execution module control clock generating module.
Introduce several state of a controls of finite state machine below respectively:
Normal condition when the processor system on the on-chip system chip and each module are normally moved, needs the clock generating module to processor system and each module output high frequency clock signal.At this moment, finite state machine produces high frequency clock signal by performance element control clock generating module, and exports processor system and each module to according to the instruction of central processing unit.
Idle condition, on on-chip system chip, have only central processing unit to be in the free time, and other modules are when normally moving, finite state machine is according to the instruction of central processing unit, by the module output high frequency clock signal of performance element control clock generating module, and stop to central processing unit output high frequency clock signal to normal operation.
Dormant state when comprising processor system in the on-chip system chip when interior whole modules all are in idle condition, can be closed the clock signal output of clock generating module to these modules.At this moment, the clock generating module also is closed, clocking no longer, and power consumption control module then utilizes the low-frequency clock signal of the outside input of on-chip system chip to carry out dormancy control.Under this kind control model, can adopt following two kinds of mechanism to wake the clock generating module up, one is that nature wakes up, be the low-frequency clock signal timing of power consumption control module according to the outside, arriving the moment of setting, wake the clock generating module up, the clock of resuming work; Another kind wakes mode up for waking up by force, promptly only after on-chip system chip receives wake-up signal from chip exterior, just wakes the clock generating module by force up by power consumption control module, the clock of resuming work.
By above-mentioned each module of on-chip system chip is carried out Clock gating, can realize the power consumption of on-chip system chip is controlled, solved the power consumption control problem of on-chip system chip to a certain extent.But may there be such situation in on-chip system chip in practical work process, and promptly a part of module is in idle condition, and other a part of module is in running order, and the work of these modules and idle condition are real-time change.For example, processor system is in the free time, inside DMA, internal storage in other modules also are in idle condition, outside DMA, external memory storage, functional module then are in normal operating conditions, so, just can not control the power consumption of on-chip system chip accurately according to control method of the prior art.
Summary of the invention
The present invention is directed to the shortcoming of prior art, the power consumption control method of a kind of on-chip system chip and on-chip system chip is provided, can realize power consumption control more accurately according to the running status of each module of on-chip system chip inside.On-chip system chip of the present invention comprises central processing unit, outside direct access storage device, external memory storage, clock generating module, functional module and power consumption control module, described power consumption control module comprises finite state machine and corresponding execution module, in finite state machine, also be provided with the sleep state control module, in execution module, also be provided with the sleep state performance element; Wherein, central processing unit is determined the duty of central processing unit, each direct access storage device and each storer according to data processed result, the sleep state control module is according to the control information of the corresponding described duty of central processing unit, by sleep state performance element control clock generating module, the module output high frequency clock signal that will keep clock that the clock generating module is comprised in described control information, the module output high frequency clock signal that will stop clock that stops in described control information, to comprise.
Above-mentioned sleep state control module can also comprise the nap status unit, and/or the deep sleep control module, and described sleep state performance element comprises corresponding nap state performance element, and/or the deep sleep performance element.
The present invention also provides a kind of power consumption control method of on-chip system chip, and its step comprises: step 1, determine the duty of central processing unit, each direct access storage device and corresponding each storer according to the data processed result of central processing unit; Step 2 issues corresponding control information according to above-mentioned definite duty; Step 3, the module output high frequency clock signal that will keep clock that the clock generating module comprises in described control information according to above-mentioned control information, the module that will stop clock that stops to comprise in described control information is exported high frequency clock signal.
In the above-mentioned steps one, determine central processing unit self according to the data processed result of central processing unit, and outside direct access storage device and corresponding external memory storage, and/or the duty of inner direct access storage device and internal storage.
Among the present invention, the central processing unit of on-chip system chip issues control information corresponding according to the duty of each module that it is determined, exports high frequency clock signal according to this control information control clock generating module to the module of correspondence by power consumption control module.Compared with prior art, the present invention realized the accurate more clock control of each module in the on-chip system chip, thereby can better control the power consumption of on-chip system chip, reaches purpose of power saving.
Description of drawings
Fig. 1 is the structural representation of on-chip system chip in the prior art;
Fig. 2 is the structural representation of on-chip system chip of the present invention;
Fig. 3 is the another kind of structural representation of on-chip system chip of the present invention;
Fig. 4 is the another kind of structural representation of on-chip system chip of the present invention;
Fig. 5 is the another kind of structural representation of on-chip system chip of the present invention;
Fig. 6 is the power consumption control method process flow diagram of on-chip system chip of the present invention.
Embodiment
The present invention is by changing the structure of on-chip system chip, realizes more accurately the power consumption of on-chip system chip is controlled according to the duty of each module in the on-chip system chip.
Below in conjunction with accompanying drawing on-chip system chip of the present invention and power consumption control method thereof are elaborated.
As shown in Figure 2, on-chip system chip of the present invention comprises processor system, and outside DMA, external memory storage, clock generating module, functional module and power consumption control module.
The present invention increases in the finite state machine of power consumption control module and is provided with the sleep state control module on the basis of existing technology, increases to be provided with corresponding sleep state performance element in execution module.
Among the present invention, central processing unit is according to data processed result, can determine the working condition of inner each module of on-chip system chip, determine that promptly which module is in running order, which module is in idle condition, so central processing unit has comprised the control information to each module work clock in the information that power consumption control module sends, this control information is specially to respective modules and stops output or normally export high frequency clock signal.
Above-mentioned sleep state control module by sleep state performance element control clock generating module, makes the clock generating module export high frequency clock signal to respective modules according to the control information of processor system.
Actual working state according to each module in the on-chip system chip, the sleep state control module can further comprise the nap status unit, and/or deep sleep control module, corresponding with it, the sleep state performance element can further comprise nap state performance element, and/or the deep sleep performance element.
As shown in Figure 3, for the sleep state control module comprises the nap status unit, the sleep state performance element comprises the synoptic diagram of corresponding nap state performance element.
When central processing unit is determined self and outside DMA and corresponding external memory storage, and/or central processing unit is when determining that self and inner DMA and corresponding internal storage are in idle condition, central processing unit has comprised in the control information that power consumption control module issues and has stopped to central processing unit, outside DMA and corresponding external memory storage, and/or stops the information to central processing unit, inner DMA and corresponding internal storage output high frequency clock signal.At this moment, the nap status unit is according to above-mentioned control information, by nap state performance element control clock generating module, the clock generating module is stopped to central processing unit output high frequency clock signal, and stop, and/or stop to inner DMA and corresponding internal storage output high frequency clock signal to outside DMA and corresponding external memory storage.
As shown in Figure 4, for the sleep state control module comprises the deep sleep control module, the sleep state performance element comprises the synoptic diagram of corresponding deep sleep performance element.
When other each modules all were in idle condition in central processing unit is determined self and on-chip system chip, it had comprised the information that stops normally to export to above-mentioned each module high frequency clock signal in the control information that power consumption control module issues.Deep sleep control module in the power consumption control module is stopped to central processing unit and other each module output high frequency clock signals by deep sleep performance element control clock generating module according to the control information controlling depth sleep state performance element of central processing unit.Under this kind deep sleep, the clock generating module also is closed, no longer clocking.When on-chip system chip is in deep sleep, rearming if desired, can only take the mode waken up by force, be after on-chip system chip receives wake-up signal from chip exterior, wake the clock generating module by force up by power consumption control module, make it recover the output services clock.
As shown in Figure 5, for the sleep state control module comprises nap status unit and deep sleep control module, the sleep state performance element comprises the synoptic diagram of nap state performance element and deep sleep performance element.
Above-mentioned nap status unit and deep sleep control module are respectively according to the control information of central processing unit, nap state performance element and deep sleep performance element control clock generating module by correspondence make the clock generating module stop to export high frequency clock signal to the module of correspondence.Two kinds of control procedures described herein are identical with control procedure among above-mentioned Fig. 3 and Fig. 4 respectively, this no longer superfluous chatting.
Among the present invention, central authorities handle each module of determining the work that is in or idle condition according to its data processed result, in the control information that power consumption control module issues, comprise the information that control clock generating module stops to export to above-mentioned respective modules high frequency clock signal at it then, by nap status unit in the power consumption control module or corresponding nap state performance element or the deep sleep performance element of deep sleep control module control, and then control clock generating module stops to corresponding module output high frequency clock signal.
Compared with prior art, the present invention is by increasing the nap State Control in power consumption control module, make and to control the power consumption of on-chip system chip according to the central processing unit in the on-chip system chip and the duty of the storer of each DMA and correspondence, controlled the power consumption of on-chip system chip more accurately.Simultaneously, the deep sleep control that increases among the present invention so when not receiving the wake-up signal of on-chip system chip outside, on-chip system chip is in sleep state always, can reduce the power consumption of on-chip system chip owing to only support to wake up by force more.
The present invention also provides a kind of power consumption control method of on-chip system chip, as shown in Figure 6, comprises the steps:
Step 101 is determined the duty of central processing unit, each DMA and corresponding each storer.
Central processing unit is according to data processed result, can determine central processing unit self, and outside DMA and corresponding external memory storage, and/or the duty of inner DMA and internal storage, can determine that promptly which module is in running order, which module is in idle condition.For example, central processing unit is determined central processing unit according to data processed result, and inner DMA and corresponding internal storage, and/or the external memory storage of outside DMA and correspondence is in idle condition.Certainly, central processing unit also can determine that inner each module of on-chip system chip all is in idle condition according to data processed result.
Step 102 issues corresponding control information according to above-mentioned definite duty.
In this step, the central processing unit self definite, and outside DMA and corresponding external memory storage according to step 101, and/or the duty of inner DMA and internal storage issues control information corresponding.For example, central processing unit determines that according to data processed result central processing unit, inner DMA and corresponding internal storage are in idle condition, and the external memory storage of outside DMA and correspondence is in running order, comprise the internal storage output high frequency clock signal that stops to central processing unit, inner DMA and correspondence in the control information that then issues, and export the information of high frequency clock signal to the external memory storage of outside DMA and correspondence; And for example, central processing unit determines that according to data processed result whole modules of on-chip system chip inside all are in idle condition, be that central processing unit, inner DMA and corresponding internal storage, outside DMA and corresponding external memory storage and functional module all are in idle condition, comprised the information that stops to central processing unit and other each module output high frequency clock signals in the control information that then issues; And for example, central processing unit determines that according to data processed result inner each module of on-chip system chip all is in idle condition, has then comprised the information that stops each module output high frequency clock signal in on-chip system chip in its control information that issues.
Step 103, the clock generating module is exported high frequency clock signal according to above-mentioned control information to each module.
In this step, the clock generating module is according to the high frequency clock signal of the control information that receives to each module output of on-chip system chip inside.
For example, in the above-mentioned steps 102, central processing unit is determined central processing unit according to data processed result, inner DMA and corresponding internal storage are in idle condition, and the external memory storage of outside DMA and correspondence is in running order, comprised in the control information that then issues and stopped to central processing unit, inner DMA and corresponding internal storage output high frequency clock signal, and to the information of outside DMA and corresponding external memory storage output high frequency clock signal, so, the clock generating module is exported high frequency clock signal according to this control information to outside DMA and corresponding external memory storage, and stops to central processing unit, inner DMA and corresponding internal storage output high frequency clock signal.And for example, comprised the information that stops to central processing unit and other each module output high frequency clock signals in the control information that central processing unit issues, then the clock generating module stops to central processing unit and each module output high frequency clock signal according to this control information.And for example, comprised the information that stops to inner each the module output high frequency clock signal of on-chip system chip in the control information that central processing unit issues, then the clock generating module stops each module output high frequency clock signal in on-chip system chip.
In the power consumption control method of the present invention, can issue corresponding control information according to the duty of each module of on-chip system chip inside, thereby realize flexible control to power consumption, changed in the prior art single to the on-chip system chip power consumption control method, the drawback that can't control according to the actual working state of each module of on-chip system chip inside.
Although embodiment of the present invention are open as above, but it is not restricted to listed utilization in instructions and the embodiment, it can be applied to various suitable the field of the invention fully, for those skilled in the art, can easily realize other modification, therefore under the universal that does not deviate from claim and equivalency range and limited, the legend that the present invention is not limited to specific details and illustrates here and describe.
Claims (16)
1. on-chip system chip, comprise central processing unit, outside direct access storage device, external memory storage, clock generating module, functional module and power consumption control module, described power consumption control module comprises finite state machine and corresponding execution module, it is characterized in that, also be provided with the sleep state control module in the finite state machine, also be provided with the sleep state performance element in the execution module;
Wherein, central processing unit is determined the duty of central processing unit, each direct access storage device and each storer according to data processed result, the sleep state control module is according to the control information of the corresponding described duty of central processing unit, by sleep state performance element control clock generating module, the module output high frequency clock signal that will keep clock that the clock generating module is comprised in described control information, the module output high frequency clock signal that will stop clock that stops in described control information, to comprise.
2. on-chip system chip as claimed in claim 1 is characterized in that, the control information of described central processing unit is determined according to the data processed result of central processing unit.
3. on-chip system chip as claimed in claim 1, it is characterized in that, described sleep state control module comprises the nap status unit, and/or deep sleep control module, described sleep state performance element comprises corresponding nap state performance element, and/or the deep sleep performance element.
4. on-chip system chip as claimed in claim 3, it is characterized in that, described control information is the control information of corresponding described nap status unit, comprise: stop to central processing unit output high frequency clock signal, and stop, and/or stop to inner direct access storage device and corresponding internal storage output high frequency clock signal to outside direct access storage device and corresponding external memory storage.
5. on-chip system chip as claimed in claim 4, it is characterized in that, be under the condition of control information of corresponding described nap status unit in described control information, described clock generating module stops to central processing unit output high frequency clock signal, and stop, and/or stop to inner direct access storage device and corresponding internal storage output high frequency clock signal to outside direct access storage device and corresponding external memory storage.
6. on-chip system chip as claimed in claim 3 is characterized in that, described control information is the control information of corresponding deep sleep control module, comprising: stop to inner each the module output high frequency clock signal of on-chip system chip.
7. on-chip system chip as claimed in claim 6, it is characterized in that, be that described clock generating module stops to inner each module output high frequency clock signal of on-chip system chip under the condition of control information of corresponding deep sleep control module in described control information.
8. on-chip system chip as claimed in claim 3, it is characterized in that, under the described deep sleep, the wake-up signal of a System on Chip/SoC supporting chip outside, receive the wake-up signal of chip exterior when on-chip system chip after, the clock generating module is to each module output high frequency clock signal; When not receiving the wake-up signal of chip exterior on the sheet, the clock generating module can not be to each module output high frequency clock signal.
9. the power consumption control method of an on-chip system chip is characterized in that, step comprises:
Step 1 is determined the duty of central processing unit, each direct access storage device and corresponding each storer according to the data processed result of central processing unit;
Step 2 issues corresponding control information according to above-mentioned definite duty;
Step 3, the module output high frequency clock signal that will keep clock that the clock generating module comprises in described control information according to above-mentioned control information, the module that will stop clock that stops to comprise in described control information is exported high frequency clock signal.
10. power consumption control method as claimed in claim 9, it is characterized in that, in the described step 1, determine central processing unit self according to the data processed result of central processing unit, and outside direct access storage device and corresponding external memory storage, and/or the duty of inner direct access storage device and internal storage.
11. as claim 9 or 10 described power consumption control methods, it is characterized in that, in the described step 1, the duty of determining comprises: central processing unit is in idle condition, and outside direct access storage device and corresponding external memory storage, and/or the internal storage of inner direct access storage device and correspondence is in idle condition.
12. power consumption control method as claimed in claim 11, it is characterized in that, in the described step 2, the control information that issues comprises: stop to central processing unit output high frequency clock signal, and stop, and/or stop to inner direct access storage device and corresponding internal storage output high frequency clock signal to outside direct access storage device and corresponding external memory storage.
13. power consumption control method as claimed in claim 12, it is characterized in that, in the described step 3, the clock generating module stops to central processing unit output high frequency clock signal, and stop, and/or stop to inner direct access storage device and corresponding internal storage output high frequency clock signal to outside direct access storage device and corresponding external memory storage.
14., it is characterized in that in the described step 1, the duty of determining comprises: each module all is in idle condition in the on-chip system chip as claim 9 or 10 described power consumption control methods.
15. power consumption control method as claimed in claim 14 is characterized in that, in the described step 2, the control information that issues comprises: stop each module output high frequency clock signal in on-chip system chip.
16. power consumption control method as claimed in claim 15 is characterized in that, in the described step 3, the clock generating module stops each module output high frequency clock signal in on-chip system chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101062960A CN100442204C (en) | 2006-07-19 | 2006-07-19 | System-on-chip chip and its power consumption control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101062960A CN100442204C (en) | 2006-07-19 | 2006-07-19 | System-on-chip chip and its power consumption control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1877494A CN1877494A (en) | 2006-12-13 |
| CN100442204C true CN100442204C (en) | 2008-12-10 |
Family
ID=37509950
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101062960A Expired - Fee Related CN100442204C (en) | 2006-07-19 | 2006-07-19 | System-on-chip chip and its power consumption control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100442204C (en) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101227298B (en) * | 2008-01-09 | 2010-06-02 | 南京大学 | Router power consumption determination method based on network on chip |
| CN101387896B (en) * | 2008-10-22 | 2010-06-23 | 炬力集成电路设计有限公司 | Method and device for implementing system-on-chip wake and sleep function in SOC |
| CN101620883B (en) * | 2009-07-29 | 2014-07-09 | 无锡中星微电子有限公司 | DRAM run frequency adjustment system and method |
| JP6007642B2 (en) * | 2012-01-26 | 2016-10-12 | 株式会社リコー | Information processing apparatus, power saving control method, power saving control program |
| CN103533620B (en) * | 2012-07-05 | 2017-07-25 | 联想(北京)有限公司 | The method and device of reference clock is provided for wireless communication module |
| CN102799260A (en) * | 2012-07-31 | 2012-11-28 | 福州瑞芯微电子有限公司 | Circuit and method for managing SOC chip by low-power consumption mode based on clock off |
| CN103412634B (en) * | 2013-07-30 | 2016-08-10 | 深圳市汇顶科技股份有限公司 | The MCU Rouser of a kind of SOC and method |
| KR102618563B1 (en) * | 2016-07-01 | 2023-12-27 | 삼성전자주식회사 | Integrated circuit device and electronic device including the same |
| CN106954250A (en) * | 2017-03-14 | 2017-07-14 | 中国电子科技集团公司第五十四研究所 | It is a kind of to reduce the device of baseband processing chip power consumption |
| CN108089689A (en) * | 2017-11-17 | 2018-05-29 | 珠海慧联科技有限公司 | A kind of small-sized SoC super low-power consumptions control circuit and method |
| CN108345376B (en) * | 2018-03-07 | 2021-05-28 | 上海顺久电子科技有限公司 | Low-power chip awakening method and device and low-power chip |
| EP3686614B1 (en) * | 2019-01-23 | 2023-10-18 | Shenzhen Goodix Technology Co., Ltd. | Method and apparatus for metering power consumption of a digital soc for predicting battery life |
| CN111221403B (en) * | 2019-12-27 | 2021-05-04 | 中国农业大学 | SoC system and method capable of allocating sleep mode control |
| CN111427518B (en) * | 2020-04-24 | 2023-01-24 | 西安紫光国芯半导体有限公司 | Data protection method and NVDIMM |
| CN112835842B (en) * | 2021-03-05 | 2024-04-30 | 深圳市汇顶科技股份有限公司 | Terminal sequence processing method, circuit, chip and electronic terminal |
| CN114879829B (en) * | 2022-07-08 | 2023-04-11 | 摩尔线程智能科技(北京)有限责任公司 | Power consumption management method and device, electronic equipment, graphic processor and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1348558A (en) * | 1998-12-30 | 2002-05-08 | 艾利森电话股份有限公司 | Method and apparatus for reducing power consumption |
| CN1497407A (en) * | 2002-09-30 | 2004-05-19 | 英特尔公司 | Method and device for reducing clock frequency during low working capacity |
| US20040163000A1 (en) * | 2003-02-14 | 2004-08-19 | International Business Machines Corporation | Network processor power management |
| EP1515220A2 (en) * | 2003-09-12 | 2005-03-16 | Broadcom Corporation | Method, machine readable storage and system for power management in a gigabit Ethernet chip |
-
2006
- 2006-07-19 CN CNB2006101062960A patent/CN100442204C/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1348558A (en) * | 1998-12-30 | 2002-05-08 | 艾利森电话股份有限公司 | Method and apparatus for reducing power consumption |
| CN1497407A (en) * | 2002-09-30 | 2004-05-19 | 英特尔公司 | Method and device for reducing clock frequency during low working capacity |
| US20040163000A1 (en) * | 2003-02-14 | 2004-08-19 | International Business Machines Corporation | Network processor power management |
| EP1515220A2 (en) * | 2003-09-12 | 2005-03-16 | Broadcom Corporation | Method, machine readable storage and system for power management in a gigabit Ethernet chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1877494A (en) | 2006-12-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100442204C (en) | System-on-chip chip and its power consumption control method | |
| EP1584020B1 (en) | Data processing performance control | |
| CN1960365B (en) | Low power module and user workstation | |
| US8509859B2 (en) | Apparatus and methods for control of sleep modes in a transceiver | |
| CN101859172B (en) | Integrated circuit SoC chip circuit structure capable of realizing power reduction and method thereof | |
| EP1324179B1 (en) | Dynamic power control in integrated circuits | |
| CN101876847A (en) | Power reduction in microcontrollers | |
| CN206358095U (en) | A kind of Low-power-consumptiodormancy dormancy circuit of new-energy automobile electronics VCU modules | |
| CN103857021B (en) | Control method, blue-tooth device and the electronic installation of blue-tooth device | |
| WO2007090431A1 (en) | Electronic apparatus and method of conserving energy | |
| CN102799260A (en) | Circuit and method for managing SOC chip by low-power consumption mode based on clock off | |
| CN110568919B (en) | Device for reducing chip power consumption | |
| CN106427835A (en) | Low-power-consumption dormancy circuit of new energy automobile electronic VCU module | |
| CN104756042A (en) | Apparatus and method for controlling operation mode in a wireless terminal | |
| CN101387896B (en) | Method and device for implementing system-on-chip wake and sleep function in SOC | |
| CN102621912A (en) | Automatic power-saving method of micro controller unit | |
| CN104977979A (en) | Clock source switching method and clock source switching system | |
| KR102060431B1 (en) | Apparatus and method for managing power in multi-core system | |
| US8010818B2 (en) | Power efficient method for controlling an oscillator in a low power synchronous system with an asynchronous I2C bus | |
| CN106063304B (en) | System and method for message-based fine-grained system-on-chip power control | |
| CN106774808B (en) | A kind of multistage low-power consumption administrative unit and its method of multi-core chip | |
| CN101727163A (en) | Embedded system with power saving function and related power saving method thereof | |
| US9780644B1 (en) | Methods and apparatus for always on domain finite state machine shutdown using a clock source from a power managed domain | |
| CN101581963A (en) | Method for reducing CPU power consumption and CPU | |
| CN114020138B (en) | Micro control unit chip and method for reducing electric quantity consumption |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081210 Termination date: 20180719 |