CN100392559C - Method for processing control of reset object on single board - Google Patents
Method for processing control of reset object on single board Download PDFInfo
- Publication number
- CN100392559C CN100392559C CNB2005100952890A CN200510095289A CN100392559C CN 100392559 C CN100392559 C CN 100392559C CN B2005100952890 A CNB2005100952890 A CN B2005100952890A CN 200510095289 A CN200510095289 A CN 200510095289A CN 100392559 C CN100392559 C CN 100392559C
- Authority
- CN
- China
- Prior art keywords
- reset
- mode
- warm
- fpga
- hard
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Multi Processors (AREA)
- Stored Programmes (AREA)
Abstract
A method for treating reset object of single board includes abstracting features of different reset object out according similarities of different reset objects in single board then calling on unified reset object treatment interface to carry out reset treatment; enabling said reset treatment to carry out soft reset treatment, hard reset treatment, relevant data storage before reset and relevant data restoration after reset.
Description
Technical field
The present invention relates to the embedded board software engineering, particularly relate to a kind of method that the different reseting module objects of veneer are carried out the centralized control processing.
Background technology
In the veneer operational process, veneer institute loaded service is must be guaranteed, but occurs unusual or in order to realize the requirement of certain aspect, need carry out reset operation to the certain module object of veneer usually when veneer.
In the prior art, to each module object that need reset, in processing procedure, all do not provide unified interface, just because the diversification of processing mode, also just can't manage concentratedly each object that resets, this just gives in later code maintenance and the expansion process and has brought very big difficulty.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of board resetting object control and treatment method, overcoming in the prior art difference to the veneer object that resets has different interfaces and handles the shortcoming of disperseing, at the various objects that reset, provide and improve and unified realization interface, be convenient to realize automatic control and treatment; And in implementation process, provide and implemented interface easily, reserved open-ended interface simultaneously.
To achieve these goals, the invention provides a kind of board resetting object control and treatment method, its characteristics are, this method is according to the different general character that reset between the object in the veneer, come out the different characteristics of objects that resets is abstract, call the unified object handles interface that resets then and carry out reset processing, this reset processing comprises: the related data before warm reset processing, hard reset are handled, resetted preserve and reset after the recovery of related data.
Above-mentioned board resetting object control and treatment method, its characteristics are that this method comprises the steps:
Step 1, the traversal object that resets obtain the repositioning information of current object;
Reset types in the repositioning information that step 2, judgement are obtained, if be hard reset, then this reset types is set to the hard reset mode, enters into step 4 again; Otherwise, judge whether to be the warm reset mode;
Step 3 is if warm reset, judges whether to the warm reset of CPU again and is the original state of running software, if this condition is set up, then do not carry out reset processing, and enters into step 4; Otherwise this reset types is set to the warm reset mode, enters into step 4 again;
Step 4, the preceding data that reset are preserved and are handled;
Step 5, the repositioning information that obtains according to step 1 carry out reset processing;
Step 6, the data recovery process after resetting;
Step 7, refresh repositioning information;
Step 8, the traversal next one object that resets, end up to traversal is finished after.
Above-mentioned board resetting object control and treatment method, its characteristics are, in step 5, are the reset processing process of CPU for the object that resets, and comprise following steps:
The first step, judge whether the reset types of CPU is the hard reset mode, if the hard reset mode, then the I/O mouth of initialization CPU entered into for the 3rd step again; Not to judge then whether the reset types of CPU is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of CPU; Otherwise, continued to enter into the 3rd step;
The relevant configuration of the 3rd step, initialization CPU, the reset processing process of end CPU.
Above-mentioned board resetting object control and treatment method, its characteristics are, in step 5, are the reset processing process of FPGA for the object that resets, and comprise following steps:
The first step, judge whether the reset types of FPGA is the hard reset mode, if the hard reset mode, then the hard reset fpga chip entered into for the 3rd step again; Not to judge then whether the reset types of FPGA is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of FPGA; Otherwise, continued to enter the 3rd step;
The 3rd step, loading FPGA, initialization FPGA register, the reset processing process of end FPGA.
Above-mentioned board resetting object control and treatment method, its characteristics are, in step 5, are the reset processing process of IC for the object that resets, and comprise following steps:
The first step, judge whether the reset types of IC is the hard reset mode, if the hard reset mode, then hard reset IC chip entered into for the 3rd step again; Not to judge then whether the reset types of IC is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of IC; Otherwise, continued to enter the 3rd step;
The IC of the 3rd step, initialization appointment, the reset processing process of end IC.
Above-mentioned board resetting object control and treatment method, its characteristics are, in step 4, the related data before resetting are preserved dual mode:
Hardware provides relevant register so that software is used to recover corresponding state with corresponding state preservation so that reset when taking place;
Software itself reads configuration information from corresponding registers, the various states before recovering by these information again.
In addition, in the control and treatment that resets, in order to realize that conveniently, the present invention also provides some interfaces to the enforcement personnel, for initializing variable, the object that resets is installed, resetting has or not error code, more can expand as required.
According to an aspect of the present invention, the present invention has following advantage: at the various objects that reset, provide and improved and unified realization interface, be convenient to realize automatic control and treatment; In implementation process, provide and implemented interface easily, reserved open-ended interface simultaneously, for providing convenience in follow-up code maintenance and the expansion process.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is a board resetting standard of the present invention;
Fig. 2 is the centralized control treatment scheme that resets of the present invention;
Fig. 3 is a concrete enforcement treatment scheme of the present invention;
Fig. 4 is a cpu reset treatment scheme of the present invention;
Fig. 5 is a FPGA reset processing flow process of the present invention;
Fig. 6 is an IC reset processing flow process of the present invention.
Embodiment
Among the present invention, the object that resets that relates generally to refers to CPU, FPGA and these three kinds of objects that reset of IC, certainly, will be understood that, can add more reset processing object according to the needs of system.
Say from the object that resets that at first three kinds of objects that reset have nothing in common with each other to the influence degree of veneer institute loaded service, see attached list 1.Among the present invention, the reset types of three kinds of objects that reset that relate to is defined as follows:
Hard reset CPU is meant the extraneous cpu reset that the RESET of CPU directly is set and causes.
Warm reset CPU is meant that software reruns.
Hard reset IC is meant that the extraneous IC that the RESET of IC directly is set and causes resets.
Warm reset IC is meant that software does not trigger hard reset IC and just reinitializes assigned I C chip.
Hard reset FPGA is meant that the extraneous FPGA that the RESET of FPGA directly is set and causes resets.
Warm reset FPGA is meant that software does not trigger hard reset FPGA and just reloads the FPGA program.
In the present invention,, can carry out warm reset and hard reset and handle because the various objects that reset all have some common features, in order to reduce the influence of reset operation to system, the data recovery after the data before all needing to reset are preserved, resetted etc.Consider these common trait, the object that these can be resetted is abstract to come out, and again these objects that reset is carried out automatic control and management, thereby improves the efficient that realizes that board resetting is handled.Therefore, the present invention mainly is according to the different general character that reset between the object in the veneer, comes out the different characteristics of objects that resets is abstract, calls the unified object handles interface that resets then and carries out reset processing.This reset processing comprises: the related data before warm reset processing, hard reset are handled, resetted preserve and reset after the recovery of related data.
As shown in Figure 2, show the method that focuses on of board resetting object of the present invention, comprise the following steps:
The first step, the traversal object that resets obtain the repositioning information of current object;
Reset types in the repositioning information that second step, judgement are obtained, if be hard reset, then this reset types is set to the hard reset mode, again to the 4th step; Otherwise, judge whether to be the warm reset mode;
The 3rd step is if warm reset, judges whether to the warm reset of CPU again and is the original state of running software, if this condition is set up, then do not carry out reset processing, again to the 4th step; Otherwise this reset types is set to the warm reset mode;
The 4th step, the preceding data that reset are preserved and are handled;
The 5th step, the repositioning information that obtains according to the first step carry out reset processing;
The 6th step, the data recovery process after resetting;
The 7th goes on foot, refreshes repositioning information;
The 8th step, the traversal next one object that resets are finished up to traversal; Flow process finishes.
The present invention is described in further detail below in conjunction with Fig. 3 and embodiment.
For the veneer that solves some bearer service occurs unusual or in order to realize the requirement of certain aspect; need carry out reset operation to the certain module object of veneer; the invention provides the method that focuses on that increases in board software reseting module, concrete implementation step is as follows:
The first step, directly call initialization function, the variable that initialization is relevant with reseting module;
The object that second step, installation need reset and manage;
The 3rd goes on foot, carries out the reset processing of initial phase;
The 4th step, after board software is handled key configuration, enter major cycle after, judge to have or not reset request, if reset request is arranged, entered for the 5th step, otherwise, carry out to the 7th step;
The 5th goes on foot, is provided with repositioning information;
The 6th the step, carry out the reset processing of veneer operation phase, if the object that wherein resets is CPU, then arrive the first step, otherwise, the continuation;
The 7th goes on foot, carries out other handles (processing except that reset processing), begins to circulate after finishing next time.
Wherein, for the different objects that resets, the flow process of its reset processing is identical, the content difference.
As shown in Figure 4, show the cpu reset processing procedure, comprise the steps:
The first step, judge whether the grade that resets of CPU is the hard reset mode, if the hard reset mode, the I/O mouth of initialization CPU then is again to the 3rd step; Not to judge then whether the grade that resets of CPU is the warm reset mode;
Second step, if not the warm reset mode, flow process finishes; Otherwise, continue;
The relevant configuration of the 3rd step, initialization CPU, as initialization timer, interrupt vector etc., flow process finishes.
As shown in Figure 5, show FPGA reset processing process, comprise the steps:
The first step, judge whether the grade that resets of FPGA is the hard reset mode, if the hard reset mode, hard reset fpga chip then is again to the 3rd step; Not to judge then whether the grade that resets of FPGA is the warm reset mode;
Second step, if not the warm reset mode, flow process finishes; Otherwise, continue;
The 3rd step, loading FPGA, initialization FPGA register, flow process finishes.
As shown in Figure 6, show IC reset processing process, comprise the steps:
The first step, judge whether the grade that resets of IC is the hard reset mode, if the hard reset mode, hard reset IC chip then is again to the 3rd step; Not to judge then whether the grade that resets of IC is the warm reset mode;
Second step, if not the warm reset mode, flow process finishes; Otherwise, continue;
The IC of the 3rd step, initialization appointment, flow process finishes.
Among the present invention, for require the business that do not influence or lack traffic affecting reset processing process as far as possible, need preserve, so that related data is recovered in the back that resets to the related data before resetting.The dual mode of preserving for these related datas of realization:
1, hardware provides relevant register so that software is used to recover corresponding state with corresponding state preservation so that reset when taking place; This mode needs hardware resource to provide, and requires the resource abundance simultaneously, avoids the later stage upgrading to cause resource to cause incompatible version inadequately.
2, software itself reads configuration information from corresponding registers, the various states before recovering by these information again.More loaded down with trivial details for this part work of veneer that register is many, reliability needs emphasis to consider simultaneously.Simultaneously some register may only be write and not read, and then can't meet the demands and can only realize according to mode 1 for such register.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (5)
1. a board resetting object control and treatment method is characterized in that this method comprises the steps:
Step 1, the traversal object that resets obtain the repositioning information of current object;
Reset types in the repositioning information that step 2, judgement are obtained, if be hard reset, then this reset types is set to the hard reset mode, enters into step 4 again; Otherwise, judge whether to be the warm reset mode;
Step 3 is if warm reset, judges whether to the warm reset of CPU again and is the original state of running software, if this condition is set up, then do not carry out reset processing, and enters into step 4; Otherwise this reset types is set to the warm reset mode, enters into step 4 again;
Step 4, the preceding data that reset are preserved and are handled;
Step 5, the repositioning information that obtains according to step 1 carry out reset processing;
Step 6, the data recovery process after resetting;
Step 7, refresh repositioning information;
Step 8, the traversal next one object that resets, end up to traversal is finished after.
2. board resetting object control and treatment method according to claim 1 is characterized in that, in step 5, is the reset processing process of CPU for the object that resets, and comprises following steps:
The first step, judge whether the reset types of CPU is the hard reset mode, if the hard reset mode, then the I/O mouth of initialization CPU entered into for the 3rd step again; Not to judge then whether the reset types of CPU is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of CPU; Otherwise, continued to enter into the 3rd step;
The relevant configuration of the 3rd step, initialization CPU, the reset processing process of end CPU.
3. board resetting object control and treatment method according to claim 1 is characterized in that, in step 5, is the reset processing process of FPGA for the object that resets, and comprises following steps:
The first step, judge whether the reset types of FPGA is the hard reset mode, if the hard reset mode, then the hard reset fpga chip entered into for the 3rd step again; Not to judge then whether the reset types of FPGA is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of FPGA; Otherwise, continued to enter the 3rd step;
The 3rd step, loading FPGA, initialization FPGA register, the reset processing process of end FPGA.
4. board resetting object control and treatment method according to claim 1 is characterized in that, in step 5, is the reset processing process of IC for the object that resets, and comprises following steps:
The first step, judge whether the reset types of IC is the hard reset mode, if the hard reset mode, then hard reset IC chip entered into for the 3rd step again; Not to judge then whether the reset types of IC is the warm reset mode;
Second step, if not the warm reset mode, finish the reset processing process of IC; Otherwise, continued to enter the 3rd step;
The IC of the 3rd step, initialization appointment, the reset processing process of end IC.
5. according to claim 1 or 2 or 3 or 4 described board resetting object control and treatment methods, it is characterized in that, in step 4, the related data before resetting preserved dual mode:
Hardware provides relevant register so that software is used to recover corresponding state with corresponding state preservation so that reset when taking place;
Software itself reads configuration information from corresponding registers, the various states before recovering by these information again.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100952890A CN100392559C (en) | 2005-11-01 | 2005-11-01 | Method for processing control of reset object on single board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100952890A CN100392559C (en) | 2005-11-01 | 2005-11-01 | Method for processing control of reset object on single board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1959594A CN1959594A (en) | 2007-05-09 |
| CN100392559C true CN100392559C (en) | 2008-06-04 |
Family
ID=38071317
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100952890A Active CN100392559C (en) | 2005-11-01 | 2005-11-01 | Method for processing control of reset object on single board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100392559C (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102209160B (en) | 2010-03-29 | 2012-07-18 | 华为终端有限公司 | Soft reset method of DSL equipment and soft reset control device thereof |
| CN102081510B (en) * | 2010-11-30 | 2013-03-20 | 广东威创视讯科技股份有限公司 | Method for adaptively configuring desktop division system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1321922A (en) * | 2000-07-29 | 2001-11-14 | 深圳市中兴通讯股份有限公司 | Resetting method of CPU system containing field programmable gate array |
| US6694452B1 (en) * | 1998-12-25 | 2004-02-17 | Nec Electronics Corporation | Data processor and method of processing data |
| KR20050073823A (en) * | 2004-01-12 | 2005-07-18 | 엘지이노텍 주식회사 | Reset circuit for master board |
| KR20050078829A (en) * | 2004-02-03 | 2005-08-08 | 엘지이노텍 주식회사 | Reset circuit |
-
2005
- 2005-11-01 CN CNB2005100952890A patent/CN100392559C/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6694452B1 (en) * | 1998-12-25 | 2004-02-17 | Nec Electronics Corporation | Data processor and method of processing data |
| CN1321922A (en) * | 2000-07-29 | 2001-11-14 | 深圳市中兴通讯股份有限公司 | Resetting method of CPU system containing field programmable gate array |
| KR20050073823A (en) * | 2004-01-12 | 2005-07-18 | 엘지이노텍 주식회사 | Reset circuit for master board |
| KR20050078829A (en) * | 2004-02-03 | 2005-08-08 | 엘지이노텍 주식회사 | Reset circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1959594A (en) | 2007-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101271409B (en) | Device and method for migration of a logical partition, and equipment therefor | |
| CN101655798B (en) | Method for deployment and operation of application in computer and virtual machine environments | |
| CN100468434C (en) | Protection method and device for opening computer | |
| CN101488114B (en) | USB equipment processing method in Linux system | |
| US20060218549A1 (en) | Method for application of portable software | |
| US7870443B2 (en) | Method to isolate crash of an embedded multi-threaded application to a shared library call without core dump files or debugger | |
| CN100487655C (en) | Computer system having multiple logic subareas and method for controlling hard ware resource | |
| CN102982274A (en) | Management method of intelligent terminal system and intelligent terminal | |
| CN100353320C (en) | Boot process | |
| US20060174224A1 (en) | Method for strategizing protocol presumptions in two phase commit coordinator | |
| CN109656627A (en) | Starting method, activation system and the relevant apparatus of hard disk in a kind of BIOS | |
| JP6195834B2 (en) | System and method for persisting transaction records in a transactional middleware machine environment | |
| US7127603B2 (en) | System and method for manufacture of information handling systems with selective option ROM executions | |
| US20040243798A1 (en) | Dynamic BIOS execution and concurrent update for a blade server | |
| US20060031669A1 (en) | Boot method and system | |
| CN103246594A (en) | Automatic user state network card detecting method based on Linux kernel | |
| CN100392559C (en) | Method for processing control of reset object on single board | |
| CN108182057A (en) | A kind of Software Architecture Design system based on extension and plug-in unit mode | |
| CN101739246A (en) | Smart card and application data processing method | |
| CN101281473B (en) | Method and device for allocating pipe foot | |
| CN101714092B (en) | Method for controlling boot sequence of server | |
| CN107589970B (en) | Plug-in calling method and device | |
| CN110852139A (en) | Biometric feature recognition method, biometric feature recognition device, biometric feature recognition equipment and storage medium | |
| CN114443295A (en) | Heterogeneous cloud resource management scheduling method, device and system | |
| CN109582464B (en) | Method and device for managing multiple virtualization platforms by cloud platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |