CN100383781C - Cholesky decomposition algorithm device - Google Patents
Cholesky decomposition algorithm device Download PDFInfo
- Publication number
- CN100383781C CN100383781C CNB2005101241769A CN200510124176A CN100383781C CN 100383781 C CN100383781 C CN 100383781C CN B2005101241769 A CNB2005101241769 A CN B2005101241769A CN 200510124176 A CN200510124176 A CN 200510124176A CN 100383781 C CN100383781 C CN 100383781C
- Authority
- CN
- China
- Prior art keywords
- component
- matrix
- square root
- decomposition algorithm
- cholesky decomposition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Abstract
The present invention relates to a Cholesky decomposition algorithm device which comprises a memory, at least two component calculation units, a multiplexer, a normalization unit, a reciprocal square root unit and a diagonal multiplier, wherein the memory is used for storing the matrix data of a specific line calculated by the Cholesky decomposition algorithm device for inputting subsequent calculation; the component calculation units are used for carrying out component calculation on matrix data externally inputted by the matrix data stored in the memory; the multiplexer is used for selecting and outputting a component calculation result; the normalization unit is used for the normalization treatment of the component calculation result outputted by the multiplexer; the reciprocal square root unit is used for calculating the square root and the reciprocal of a normalized component for obtaining the square root and a reciprocal square root; a specific reciprocal square root is locked; the diagonal multiplier is used for multiplying the normalized component and the locked reciprocal square root and outputting the calculation result to the memory. Because the Cholesky decomposition algorithm device can process the matrix data parallel, digital signal processing speed is obviously enhanced.
Description
Technical field
The invention relates to a kind of decomposition algorithm device, particularly about a kind of matrix cholesky (Cholesky) decomposition algorithm device.
Background technology
In digital processing field, very many about the computing of matrix, particularly in order to simplify difficulty in computation, it is very conventional disposal route that matrix is carried out modification, simplification and decomposition.
Cholesky decomposition algorithm is exactly very common a kind of matrix disassembling method, and its ultimate principle is: for a n rank symmetric positive definite matrix A, have a lower triangular matrix L, make A=LL
H, the number on the L diagonal of a matrix all is an arithmetic number, L
HThe associate matrix of expression lower triangular matrix L:
The basic calculating formula of cholesky decomposition algorithm is:
J=1 wherein, 2 ..., n; I=j+1 ..., n; l
JjAnd l
IjInitial value be:
And l
I1=a
I1/ l
11(i=2,3 ..., n).
Ultimate principle according to cholesky decomposition algorithm, the every bit of matrix L all is that recurrence is tried to achieve, relevant with the data of its former row and row, general computing method are to carry out computing line by line at the L matrix, the operation time of Xiao Haoing is bigger like this, particularly when n was bigger, increased greatly operation time especially.
Equally, the pairing calculation device of above method is because it need carry out computing line by line to the L matrix, and therefore, this calculation device also needs the long time to handle such matrix operation.This can cause the speed of digital signal processing to slow down, thereby is not suitable for the digital signal processing in the communication of two-forty or high information quantity.
Summary of the invention
For overcoming the existing slow-footed problem of cholesky decomposition algorithm device digital signal processing, the invention provides the fireballing cholesky decomposition algorithm device of a kind of digital signal processing.
For above-mentioned purpose, cholesky decomposition algorithm device of the present invention comprises: a storer in order to store the matrix data of the particular column that is calculated by this cholesky decomposition algorithm device, is used for the input as subsequent calculations; At least two component calculation unit, the matrix data of the outside being imported in order to the matrix data that utilizes above-mentioned memory stores carries out component calculating; One multiplexer, it selects the component result of calculation of output component computing unit; One normalization unit, its component result of calculation with multiplexer output is carried out normalized; One square root reciprocal unit, its component with normalized carry out extraction of square root and ask reciprocal and handle, and obtain its square root and square root reciprocal, and lock this inverse square root; One diagonal angle multiplier, it carries out multiplying with the component of normalized and the square root reciprocal of locking, and exports its result of calculation to this storer.
Its beneficial effect is, because cholesky decomposition algorithm device can the parallel processing matrix data, can obviously improve digital signal processing speed.
Description of drawings
For further understanding the present invention, please refer to accompanying drawing described below:
Figure 1 shows that the structured flowchart of cholesky decomposition algorithm device of the present invention.
Figure 2 shows that and adopt u component calculation unit to carry out cholesky decomposition algorithm device and operation steps thereof that component calculates.
Embodiment
With the example that is applied as in the joint detection algorithm of TD SDMA (TD-SCDMA) terminal device (UE), describe cholesky decomposition algorithm device of the present invention in detail below.
The algorithm basis
It is a variety of to realize that for terminal device the algorithm of joint-detection has, but mainly is based on " ZF-piecemeal linear equalizer " this equalization algorithm development and comes, and its principle is exactly by utilizing system matrix A and noise matrix R
nThe data symbol vectors of coming estimating user to send
This algorithmic notation is:
Wherein, system matrix A is by K user's spreading code and channel impulse response decision; D is the data symbol that transmitting terminal K user sends; E represents receiving data sequence.The difficulty that realizes this algorithm is how to the positive definite matrix (A of system
HR
n -1A) invert.
Utilize in the present invention just to matrix (A
HR
n -1A) carry out cholesky and decompose, formula (4) can be expressed as:
For (1) formula, at first establish m
Ij kBe l
IjCalculate component the k time:
J=1 wherein, 2 ..., n; I=j+1 ..., n.m
Ij kInitial value be:
By (2), (3) and (6) formula, the element l of matrix L
JjAnd l
IjCan calculate component m by the j-1 time
Ij J-1Calculate:
Its initial value is:
And l
I1=a
I1/ l
11(i=2,3 ..., n).
Cholesky decomposition algorithm device
Please refer to Fig. 1, is a kind of cholesky decomposition algorithm device provided by the present invention, and it is applied in the joint-detection of terminal device of TD SDMA.This cholesky decomposition algorithm device can carry out cholesky to the matrix of a maximum 32 * 32 and decompose, that is, this matrix can be expressed as the form of (1) formula, just one 32 rank symmetric positive definite matrix A.For this matrix A, there is a lower triangular matrix L in it, makes A=LL
H, the number on the L diagonal of a matrix all is an arithmetic number.The element l of matrix L
JjAnd l
IjCan calculate component m by the j-1 time
Ij J-1Calculate, as (7) and (8) formula.
This cholesky decomposition algorithm device 10 comprises: storer 11, two parallel component calculation unit 12, a multiplexer 13,14, one square root reciprocal unit 15, a normalization unit and diagonal angle multipliers 16.
In the present embodiment, the amount of capacity of this storer 11 is 64 * 32 bits, and storer is used for storing the l of previous column
IkThe l that has just calculated with these row
I, (k+1), with as calculating m
Ij kInput, its size only needs storage
2nNumber, and can alternately cover use, can be multiplexing for each component at former input a
IjStorer in.Wherein, n represents the dimension of positive definite matrix.Certainly, when all bigger matrix operation of the quantity of carrying out row, column, can adopt the more storer of large storage capacity.
Each component calculation unit 12 is made up of a complex multiplier 121 and a plural totalizer 122, is used to finish the calculating of component, and this component can be that the row component also can be the row component.Calculate for convenience, the present invention describes with the example that is calculated as of row component.Component on the matrix column can carry out complex multiplication operation here earlier, carries out plural accumulation calculating then, obtains the result of calculation shown in (6) formula.
The component that normalization unit 14 is used for that component calculation unit 12 is calculated carries out the normalization operation, to prevent overflowing of subsequent operation.
Square root reciprocal unit 15 comprises a multiplier 151 and a data processor 152, is used for according to formula (5) and (6) cornerwise element being carried out square root and derivative operation, obtains the square root l of this element
JjAnd square root 1/l reciprocal
Jj, and can be to the square root 1/l reciprocal of this acquisition
JjLock.
Diagonal line multiplication unit 16 is used for the element of same row is carried out multiplying, promptly utilizes the square root reciprocal of the element on the diagonal line in each row, multiply by other normalized calculating components in these row respectively successively.Diagonal line multiplication unit 16 comprises paired multiplier 161 and shift unit 162, for deal with data faster, can adopt parallel many to multiplier and shift unit.Multiplier 161 is used for multiplying, and shift unit 162 is shifted the acquisition result of multiplier 161, obtains this result's decimal form and with its output.
Please refer to Fig. 2, the situation of working simultaneously with u parallel component calculation unit among the figure is the performing step that example illustrates cholesky decomposition algorithm device:
The first step, calculate the 1st result who is listed as:
At first, the component calculation unit 12 that u is parallel obtains the data of matrix A according to the mode of a moment data from external memory storage (figure does not show).The first kind of mode that obtains data is: the data that obtained the 1st row of matrix A by the 1st component calculation unit according to the mode of a moment data from top to bottom.Certainly, also can adopt the parallel data that obtain the 1st row of matrix A of the second way, promptly, the 1st component calculation unit obtains the 1st data of the 1st row of matrix A, while the 2nd component calculation unit obtains the 2nd data of the 1st row of matrix A, i component calculation unit obtains i the data (i=1 of the 1st row of matrix A, 2, ... n, the dimension of positive definite matrix), u component calculation unit obtains u data of the 1st row of matrix A, if u<n, then repeat aforesaid operations, obtain until the 1st data that list and finish.Here, we are that example describes in first kind of mode.
The 1st moment, promptly obtain matrix A the 1st row the 1st data-matrix A the 1st row diagonal line on element a
11The moment, the 1st component calculation unit carried out complex multiplication and plural accumulating operation according to formula (6) with it, obtains the calculating component of its correspondence, this moment also be α
11According to formula (6), be equal to itself for the operation of data result of the 1st row of matrix A.To calculate the component that obtains by multiplexer 13 and be sent to normalization unit 14, carry out normalized by normalization unit 14, to prevent overflowing of subsequent operation.
Simultaneously, first element of the 1st row component that this computing obtains is sent to square root reciprocal unit 15 by normalization unit 14, carries out square root and asks computing reciprocal, according to the first number l on formula (7) the acquisition matrix L diagonal line
11And 1/l reciprocal
11, l
11Output to the storer (figure does not show) of an outside, simultaneously, square root reciprocal unit 15 locking 1/l
11Wherein, this storer can be the storer of input matrix A, also can be other storer.If the storer of input matrix, then this l
11Can replace the element a among the original matrix A
11Here, for simple description, the data that we will obtain matrix L are input to this other storer, down together.
In (n-1) individual moment subsequently, n element of 2-of the 1st row of matrix A is successively after the 1st component calculator carried out complex multiplication and plural accumulating operation, be sent to diagonal angle multiplier 16 successively through multiplexer, normalization unit 14, simultaneously, the 1/l of square root reciprocal unit 15 lockings
11Multiply each other with n element of 2-successively respectively constantly n of 2-,, can obtain the element of matrix L the 1st row according to formula (8).And constantly obtain the result with this n-1 successively by shift unit 162 and be sent to storer 11 and this other storer simultaneously.
At this moment, the 1st row that in this other storer, obtained matrix L l as a result
I1The 1st row that obtain matrix L in storer 11 are except l
11L as a result
I1
The component of degree n n of second step, compute matrix L and the result of the 2nd row:
Constantly begin constantly from (n+1) up to (2n-1), u component calculation unit 12 parallel from the storer of matrix A reading of data, the mode of its reading of data is: the 1st component calculation unit reads the data of matrix A the 2nd row, and utilizes matrix L the 1st row that obtain l as a result
IlCalculate the one component of degree n n according to formula (6); The 2nd component calculation unit obtains the 2nd data of the 3rd row of matrix A simultaneously, and utilizes the 1st row l as a result
I1Calculate the one component of degree n n according to formula (6), i component calculation unit obtains the data of (i+1) row of matrix A, and matrix L the 1st row that utilize acquisition l as a result
I1Calculate the one component of degree n n according to formula (6); U component calculation unit obtains the data of the u+1 row of matrix A, if u<n then repeats aforesaid operations, until a component of degree n n m of the data of matrix A
Ij 1All calculate and finish.
In Fig. 2, because the quantity u of the component calculation unit 12 that adopts is less than the dimension n of matrix, therefore need reuse same component calculation unit 12 when calculating a component of degree n n, that is, component calculation unit u may need the row of the integral multiple of u are carried out component calculating.If the quantity of component calculation unit 12 is greater than or equal to the dimension of matrix, then when calculating a component of degree n n, the component of all row of parallel processing simultaneously calculates, and the perhaps same component that lists all elements calculates.Provide the mode of data relevant with storer 11 this moment, and this can set as required.
For the 2nd row of matrix L, similar with the process of the 1st column data of asking matrix L, its first number (being second number on the matrix L diagonal line) l
22, can be in square root reciprocal unit 15 by one component of degree n n m
22 1Calculate by extraction of square root, and other data results l of the 2nd row
I2Can be by l
22And m
I2 1Calculate in diagonal angle multiplier 16 according to formula (8).At this moment, the 1st row that obtained matrix L in this other storer l as a result
IlWith the 2nd row l as a result
I2, stored the 1st row of matrix L except l at storer 11
11L as a result
I1With the 2nd row except l
22L as a result
I2Other each row one component of degree n n m
Ij 1The result, all will be stored and wait until next step and use, the storer of input matrix A before these quadratic components result can store into by component calculation unit 12, and cover matrix A.
The quadratic component of the 3rd step, compute matrix L and the result of the 3rd row:
Begin constantly constantly from 2n, utilize the l as a result of the 2nd row up to (3n-2)
I2With a component of degree n n m
Ij 1, since the 3rd row, the quadratic component m of while parallel computation matrix L in u component calculation unit
Ij 2, calculate until the quadratic component of all row of matrix L and to finish.For the 3rd row of matrix L, similar with the process of the 2nd column data of asking matrix L, its first number (being the 3rd number on the matrix L diagonal line) l
33, can be in square root reciprocal unit 15 by its quadratic component m
33 2Calculate by extraction of square root, and other data results l of the 3rd row
I3Can be by l
33And m
I3 2Calculate according to formula (8).At this moment, the 1st row that obtained matrix L in this other storer l as a result
I1, the 2nd row l as a result
I2With the 3rd row l as a result
I3, stored the 1st row of matrix L except l at storer 11
11L as a result
I1, the 2nd row except l
22L as a result
I2And the 3rd row except l
33L as a result
I3Use if in storer 11, adopt alternately to cover, then can be by the 3rd row except l
33L as a result
I3Cover the 1st row except l
11L as a result
I1, promptly the row that obtained by this computing cover the row of oldest stored.Each row quadratic component result except that the 3rd row will be stored and wait until next step use, the storer of input matrix A before these quadratic components result can store into by component calculation unit 12, and a component of degree n n of storage before covering.
The 4th goes on foot, repeats above-mentioned process, the k-1 component of degree n n of compute matrix L and k row result.
N-1 component of degree n n and the n row result of the 5th step, compute matrix L.
Calculate the n-1 component of degree n n m of last row
Nn N-1, and calculate last number l of matrix L by extraction of square root in square root reciprocal unit 15
Nn, whole like this matrix L has also just obtained.
Because present embodiment combines the cholesky decomposition and the matrix inversion of joint detection algorithm effectively, for the diagonal line The data of matrix L direct calculating and store its inverse, and computing reciprocal and square root calculation combined effectively, utilize a square root reciprocal unit (comprising a multiplier and a data processor) to adopt real multiplications and look-up table, realize square root function reciprocal, saved the computing reciprocal that once repeats.
Cholesky decomposition algorithm device is characterised in that: the process that will calculate each data of L matrix is divided into a plurality of fractions, and according to the general character that adjacent several column data calculate, the parallel component calculation unit of utilization reaches the purpose of parallel computation.If adopt two parallel component calculation unit, Bing Hang water operation can save for nearly 50% working time like this.Decompose if adopt more component calculation unit that the bigger matrix of dimension is carried out cholesky, can on operation time, also can obtain bigger saving.As the component m of u component calculation unit of utilization to each row
Ij kWhen carrying out concurrent operation, can save the working time of u-l/u nearly according to formula (6).
The present invention is only with the example that is applied as in the TD-SCDMA system, but this device also can be used for the realization that the cholesky of other digital information processing systems decomposes.
Claims (6)
1. cholesky decomposition algorithm device, it comprises:
One storer in order to store the matrix data of the particular column that is calculated by this cholesky decomposition algorithm device, is used for the input as subsequent calculations;
At least two component calculation unit, the matrix data of the outside being imported in order to the matrix data that utilizes above-mentioned memory stores carries out component calculating;
One multiplexer, it selects the component result of calculation of output component computing unit;
One normalization unit, its component result of calculation with multiplexer output is carried out normalized;
One square root reciprocal unit, its component with normalized carry out extraction of square root and ask reciprocal and handle, and obtain its square root and square root reciprocal, and lock this inverse square root;
One diagonal angle multiplier, it carries out multiplying with the component of normalized and the square root reciprocal of locking, and exports its result of calculation to this storer.
2. cholesky decomposition algorithm device as claimed in claim 1 is characterized in that, this component calculation unit comprises a complex multiplier and a plural totalizer.
3. cholesky decomposition algorithm device as claimed in claim 2 is characterized in that, this component calculation unit is utilized following formula that matrix data is carried out component and calculated:
Wherein, j=1,2 ..., n,
i=(j+1)、(j+2)、...、n,
m
Ij kInitial value be:
a
IjBe the element of a n rank positive definite matrix A, l
I1And l
J1 *Be respectively the element of pairing lower triangular matrix of these n rank positive definite matrix A and the pairing associate matrix of this lower triangular matrix.
4. cholesky decomposition algorithm device as claimed in claim 1 is characterized in that, what this inverse square root unit locked is the square root reciprocal that is positioned at cornerwise component in each row of matrix.
5. cholesky decomposition algorithm device as claimed in claim 1 is characterized in that, this diagonal angle multiplier comprises a multiplier.
6. cholesky decomposition algorithm device as claimed in claim 5 is characterized in that, this diagonal angle multiplier further comprises a shift unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005101241769A CN100383781C (en) | 2004-11-26 | 2005-11-21 | Cholesky decomposition algorithm device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200420115810 | 2004-11-26 | ||
CN200420115810.3 | 2004-11-26 | ||
CNB2005101241769A CN100383781C (en) | 2004-11-26 | 2005-11-21 | Cholesky decomposition algorithm device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1783060A CN1783060A (en) | 2006-06-07 |
CN100383781C true CN100383781C (en) | 2008-04-23 |
Family
ID=36773258
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005101241769A Expired - Fee Related CN100383781C (en) | 2004-11-26 | 2005-11-21 | Cholesky decomposition algorithm device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100383781C (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008092298A1 (en) * | 2007-01-25 | 2008-08-07 | Zte Corporation | Apparatus and method of matrix decomposition in td-scdma baseband process |
CN102662917B (en) * | 2012-04-28 | 2015-02-18 | 电子科技大学 | Design method of positive-definite Hermite matrix Cholesky decomposition high-speed systolic array |
CN104216866B (en) * | 2013-05-31 | 2018-01-23 | 深圳市海思半导体有限公司 | A kind of data processing equipment |
CN106599992B (en) * | 2015-10-08 | 2019-04-09 | 上海兆芯集成电路有限公司 | The neural network unit operated using processing unit group as time recurrent neural network shot and long term memory cell |
US10380064B2 (en) | 2015-10-08 | 2019-08-13 | Via Alliance Semiconductor Co., Ltd. | Neural network unit employing user-supplied reciprocal for normalizing an accumulated value |
CN112445752B (en) * | 2019-08-28 | 2024-01-05 | 上海华为技术有限公司 | Matrix inversion device based on Qiaohesky decomposition |
CN112035795A (en) * | 2020-09-07 | 2020-12-04 | 哈尔滨工业大学 | Cholesky decomposition algorithm operation level pipeline hardware acceleration method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020126045A1 (en) * | 2000-12-12 | 2002-09-12 | Takaaki Kishigami | Radio-wave arrival-direction estimating apparatus and directional variable transceiver |
US20030091007A1 (en) * | 2001-11-14 | 2003-05-15 | Interdigital Technology Corporation | User equipment and base station performing data detection using a scalar array |
CN1445950A (en) * | 2002-11-13 | 2003-10-01 | 大唐移动通信设备有限公司 | Method for using long subzone codes in combined detection system |
-
2005
- 2005-11-21 CN CNB2005101241769A patent/CN100383781C/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020126045A1 (en) * | 2000-12-12 | 2002-09-12 | Takaaki Kishigami | Radio-wave arrival-direction estimating apparatus and directional variable transceiver |
US20030091007A1 (en) * | 2001-11-14 | 2003-05-15 | Interdigital Technology Corporation | User equipment and base station performing data detection using a scalar array |
CN1445950A (en) * | 2002-11-13 | 2003-10-01 | 大唐移动通信设备有限公司 | Method for using long subzone codes in combined detection system |
Also Published As
Publication number | Publication date |
---|---|
CN1783060A (en) | 2006-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100383781C (en) | Cholesky decomposition algorithm device | |
US10698657B2 (en) | Hardware accelerator for compressed RNN on FPGA | |
US20180046901A1 (en) | Hardware accelerator for compressed gru on fpga | |
Vun et al. | A new RNS based DA approach for inner product computation | |
CN105426345A (en) | Matrix inverse operation method | |
Lakshminarayanan et al. | Optimization techniques for FPGA-based wave-pipelined DSP blocks | |
JP2004326112A (en) | Multiple modulus selector, accumulator, montgomery multiplier, method of generating multiple modulus, method of producing partial product, accumulating method, method of performing montgomery multiplication, modulus selector, and booth recorder | |
Chen et al. | Scalable and systolic dual basis multiplier over GF (2m) | |
CN113556101B (en) | IIR filter and data processing method thereof | |
Rezai et al. | High-performance modular exponentiation algorithm by using a new modified modular multiplication algorithm and common-multiplicand-multiplication method | |
US6957243B2 (en) | Block-serial finite field multipliers | |
CN112799634B (en) | Based on base 2 2 MDC NTT structured high performance loop polynomial multiplier | |
CN109933304A (en) | Quick Montgomery modular multiplier operation optimization method suitable for the close sm2p256v1 algorithm of state | |
Yazhini et al. | Fir filter implementation using modified distributed arithmetic architecture | |
JP3659320B2 (en) | Multiplication module, multiplication inverse element operation circuit, multiplication inverse element operation control system, device using the multiplication inverse element operation, encryption device, error correction decoder | |
CN101809638A (en) | Arithmetic operation method and arithmetic operation device | |
KR100552694B1 (en) | Method and apparatus for multiplication operation in finite field | |
US7346641B2 (en) | Method and apparatus for basis conversion in finite field | |
Lee | Low-complexity parallel systolic Montgomery multipliers over GF (2 m) using Toeplitz Matrix-vector representation | |
CN108268243B (en) | Composite domain multiplication device based on search | |
KR100954843B1 (en) | Method and Apparatus of elliptic curve cryptographic operation based on block indexing on sensor mote and Recording medium using by the same | |
CN114706557B (en) | ASIC chip and implementation method and device of Montgomery modular multiplication | |
Paryasto et al. | Implementation of Polynomial–ONB I Basis Conversion | |
CN108390709B (en) | LDLT decomposition device and method suitable for MMSE detection of MIMO system | |
Kumar et al. | Implementation and Performance Analysis of Reconfigurable Montgomery Modular Multiplier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080423 Termination date: 20181121 |