CN100369019C - Electronic datagram queue processing method and system - Google Patents
Electronic datagram queue processing method and system Download PDFInfo
- Publication number
- CN100369019C CN100369019C CNB2005100003848A CN200510000384A CN100369019C CN 100369019 C CN100369019 C CN 100369019C CN B2005100003848 A CNB2005100003848 A CN B2005100003848A CN 200510000384 A CN200510000384 A CN 200510000384A CN 100369019 C CN100369019 C CN 100369019C
- Authority
- CN
- China
- Prior art keywords
- package
- memory headroom
- forwarding interface
- electronic bits
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The present invention relates to an electronic data packet queue processing and controlling method and a system, which are applied to a computer system, wherein the computer system is provided with at least a packet output unit, a packet transmitting interface and a packet processing unit. The system comprises a module for detecting packet data quantity, a module for sensing memory space, a queue processing module and a packet forbidding module. The present invention has the advantages that deadlock conditions in the process of processing the electronic data packet in the computer system are prevented from occurring, and the whole data processing efficiency of the computer system is ensured.
Description
Technical field
The invention relates to a kind of Computerized Information Processing Tech, particularly about a kind of electronic datagram queue processing method and system, be applied in computer system, provide an electronic bits of data package queue processing control function to this computer system, prevent from the electronic bits of data package processing procedure in this computer system deadlock situation (deadlock) to take place, guarantee the overall data process usefulness of this computer system.
Background technology
Computer system often has and need go into control chip by an output by a peripheral device and send a series of electronic bits of data package to driver and handle when actual motion.These electronic data packages for example are read/write access instructions, and each read/write access instruction need be carried out required read/write access program at the read-write temporarily providing room that internal storage location is assigned to a predetermined quantity when actual being performed.
At present the electronic datagram queue processing method that adopts is: whenever output is gone into control chip will send a succession of electronic bits of data package to driver the time, promptly at first in the internal storage location of computer system, mark off a formation block, and all electronic bits of data packages is all temporary to this formation block; Again then according to a predefined procedure, for example be that (First In FirstOut FIFO), makes driver each electronic bits of data package in the processing queue block in regular turn to the first in first out order.
Yet in practical application, the shortcoming of above-mentioned electronic datagram queue processing method is, handle a large amount of electronic bits of data packages if distributed a huge temporarily providing room at present in the internal storage location, thereby only remain storage area few in number, driver this moment each electronic bits of data package in the processing queue block in regular turn, and the residue storage area that the desired processing temporarily providing room of this electronic bits of data package total amount can provide greater than internal storage location, the overall data process work meeting of this computer system is because of this situation produce of deadlock situation in this case.
Summary of the invention
For overcoming the shortcoming of above-mentioned prior art, fundamental purpose of the present invention is to provide a kind of electronic datagram queue processing method and system, can prevent from the electronic bits of data package processing procedure in the computer system deadlock situation to take place, guarantee the overall data process usefulness of computer system.
Electronic datagram queue processing method of the present invention and system are applied in computer system, provide an electronic bits of data package queue processing control function to this computer system, prevent from the electronic bits of data package processing procedure in this computer system deadlock situation to take place, guarantee the overall data process usefulness of this computer system.
Electronic bits of data package queue processing control system of the present invention comprises: a packet information amount detection module, can be when this package forwarding interface receives the electronic bits of data package that this package output unit exports and sends an interrupting information, respond this interrupting information, detect this package forwarding interface and will pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position, and send memory headroom detecting active information simultaneously; One memory headroom detecting module, whether can respond the memory headroom detecting active information that this packet information amount detection module sends, detecting the existing idle space of this internal storage location is enough to hold this package forwarding interface and will passes on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position; If then send the enough information of a memory headroom; Otherwise if not, then send the not enough information of a memory headroom; One queue processing module, can respond the enough information of memory headroom that this memory headroom detecting module sends, in this internal storage location, mark off a formation block, and this package forwarding interface will be passed on the electronic bits of data package of first cis-position be placed to this formation block, make this packet processing unit handle the mid-electronic bits of data package of putting of this formation block; And then and then make this packet data amount detection module continue to detect the electronic bits of data package of the follow-up cis-position that this package forwarding interface will pass on, repeat this queue processing program, till all electronic bits of data packages all dispose in regular turn in this package forwarding interface; And the forbidden module of a package, can respond the not enough information of memory headroom that this memory headroom detecting module sends, this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on; And then regularly send memory headroom detecting active information constantly to this memory headroom detecting module, till this memory headroom detecting module sends the enough information of a memory headroom.
Electronic datagram queue processing method of the present invention comprises: a packet information amount detection module, can be when this package forwarding interface receives the electronic bits of data package that this package output unit exports and sends an interrupting information, respond this interrupting information, detect this package forwarding interface and will pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position, and send memory headroom detecting active information simultaneously; One memory headroom detecting module, whether can respond the memory headroom detecting active information that this packet information amount detection module sends, detecting the existing idle space of this internal storage location is enough to hold this package forwarding interface and will passes on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position; If then send the enough information of a memory headroom; Otherwise if not, then send the not enough information of a memory headroom; One queue processing module, can respond the enough information of memory headroom that this memory headroom detecting module sends, in this internal storage location, mark off a formation block, and this package forwarding interface will be passed on the electronic bits of data package of first cis-position be placed to this formation block, make this packet processing unit handle the mid-electronic bits of data package of putting of this formation block; And then and then make this packet data amount detection module continue to detect the electronic bits of data package of the follow-up cis-position that this package forwarding interface will pass on, repeat this queue processing program, till all electronic bits of data packages all dispose in regular turn in this package forwarding interface; And the forbidden module of a package, can respond the not enough information of memory headroom that this memory headroom detecting module sends, this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on; And then regularly send memory headroom detecting active information constantly to this memory headroom detecting module, till this memory headroom detecting module sends the enough information of a memory headroom.
When the characteristics of electronic datagram queue processing method of the present invention and system are that the available storage area in internal storage location is not enough to hold the electronic bits of data package that the package forwarding interface will pass on, promptly this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on; And whether the existing idle space that then continues this internal storage location of detecting is enough to hold the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position that this package forwarding interface will pass on, and when this internal storage location has unnecessary idle space, the electronic bits of data package of this first cis-position is placed to the formation block, makes packet processing unit handle the electronic bits of data package that is placed in the formation block.The present invention can prevent from the electronic bits of data package processing procedure in the computer system deadlock situation to take place, and guarantees the overall data process usefulness of computer system.
Description of drawings
Fig. 1 is the application architecture of electronic bits of data package queue processing control system of the present invention and the basic framework of Object Oriented OO component model thereof.
Embodiment
Embodiment
Below be conjunction with figs., describe the embodiment of electronic datagram queue processing method of the present invention and system in detail.
Fig. 1 promptly shows the application architecture of electronic bits of data package queue processing control system of the present invention (part that comprises as the frame of broken lines of label 100 indications) and the basic framework of Object Oriented OO component model (object-oriented component model) thereof.As shown in the figure, electronic bits of data package queue processing control system 100 of the present invention is to arrange in pairs or groups to computer system and this computer system to have a package output unit 10, a package forwarding interface 20, a packet processing unit 30 and an internal storage location 40, these package output unit 10 exportable a series of electronic bits of data packages 50 wherein at least in practical application, be sent to this packet processing unit 30 via this package forwarding interface 20, the electronic bits of data package 50 that will transfer to this packet processing unit 30 to this package forwarding interface 20 provides a queue processing control function.
On concrete the application, this package output unit 10 for example is the access control chip in the computer peripheral apparatus (for example being hard disc module); This package forwarding interface 20 for example is that control chip is gone in an output; 30 of this packet processing units for example are driver modules.In addition, each electronic data package 50 that package output unit 10 sends for example is read/write access instruction, and each read/write access instruction need be assigned to the processing temporarily providing room of a predetermined quantity at internal storage location 40 when actual being performed, carry out required read/write access program.
As shown in Figure 1, the Object Oriented OO component model of electronic bits of data package queue processing control system 100 of the present invention (object-oriented component model) comprises at least: (a) packet data amount detection module 110; (b) a memory headroom detecting module 120; (c) a queue processing module 130; And (d) the forbidden module 140 of a package; And can and then optionally comprise a package flow-control module 210.On concrete enforcement, electronic bits of data package queue processing control system 100 of the present invention can all be realized with computer program, and this computer program is integrated into computer system with software or a piece of wood serving as a brake to halt a carriage bodily form formula.
Packet data amount detection module 110 can receive a succession of electronic bits of data package 50 of this package output unit 10 outputs and when sending an interrupting information at this package forwarding interface 20, respond this interrupting information, detect the electronic bits of data package 50 desired processing temporarily providing room total amounts of first cis-position that this package forwarding interface 20 will pass on, and then send memory headroom detecting active information to this memory headroom detecting module 120.
Memory headroom detecting module 120 can respond the memory headroom detecting active information that above-mentioned packet information amount detection module 110 sends, and whether the existing available storage area that detects this internal storage location 40 is large enough to hold this package forwarding interface 20 will be passed on the electronic bits of data package 50 desired processing temporarily providing room total amounts of first cis-position; If then send the enough information of a memory headroom to this queue processing module 130; Otherwise if not, then send the not enough information of a memory headroom to the forbidden module 140 of this package.
The forbidden module 140 of package can respond the not enough information of memory headroom that above-mentioned memory headroom detecting module 120 sends, this package forwarding interface 20 is assigned the forbidden instruction of a package, make this package forwarding interface 20 temporary transient its each received electronic bits of data packages 50 that keep, and then continue to send memory headroom detecting active information to this memory headroom detecting module 120, make this memory headroom detecting module 120 regularly detect this internal storage location 40 present existing free spaces constantly, whether be enough to hold this package forwarding interface 20 and will pass on the electronic bits of data package 50 desired processing temporarily providing room total amounts of first cis-position, till this memory headroom detecting module 120 sends the enough information of a memory headroom.On concrete enforcement, the forbidden module 140 of this package for example can be set a flag and show whether this package forwarding interface 20 still has electronic bits of data package 50 not to be transferred to packet processing unit 30; Just, represent that then this package forwarding interface 20 still has electronic bits of data package 50 not to be transferred to packet processing unit 30 if this flag target value is [1]; Otherwise,, represent that then the electronic bits of data package 50 that this package forwarding interface 20 receives has all passed on and the temporary formation block 131 that arrives if this flag target value is [0].
Package flow-control module 210 can can't hold under the situation of unnecessary electronic bits of data package (just the buffering temporarily providing room in the package forwarding interface 20 has reached full load condition) at package forwarding interface 20 again, respond this situation, make package output unit 10 temporarily stop to this package forwarding interface 20 remaining electronic bits of data package of output.
See also Fig. 1, in practical application, the performing step of electronic datagram queue processing method of the present invention is: whenever package forwarding interface 20 receives a succession of electronic bits of data package 50 of this package output unit 10 outputs and when sending an interrupting information, packet information amount detection module 110 promptly can respond this interrupting information, detect this package forwarding interface 20 and will pass on the desired processing temporarily providing room total amount of electronic bits of data package 50 of first cis-position, and then send memory headroom detecting active information to this memory headroom detecting module 120, make memory headroom detecting module 120 responsively detect this internal storage location 40 existing available storage areas, whether be large enough to hold this package forwarding interface 20 and will pass on the electronic bits of data package 50 desired processing temporarily providing room total amounts of first cis-position; If then send the enough information of a memory headroom; Otherwise if not, then send the not enough information of a memory headroom.
If memory headroom detecting module 120 sends the enough information of a memory headroom, then queue processing module 130 can respond the enough information of this memory headroom, in this internal storage location 40, mark off a formation block 131, and this package forwarding interface 20 will be passed on the electronic bits of data package 50 of first cis-position be placed to this formation block 131, make this packet processing unit 30 handle the electronic bits of data package 50 that is placed in the formation block 131.After the electronic bits of data package 50 of first cis-position in the package forwarding interface 20 enters formation block 131, can activate packet data amount detection module 110 again, detect package forwarding interface 20 and will pass on the electronic bits of data package 50 desired processing temporarily providing room total amounts of second cis-position, and repeat the electronic bits of data package 50 that said procedure is handled second cis-position; The rest may be inferred, till all electronic bits of data packages 50 all dispose in regular turn in package forwarding interface 20.
Otherwise if memory headroom detecting module 120 sends the not enough information of a memory headroom, then the forbidden module 140 of package can respond the not enough information of this memory headroom, makes this package forwarding interface 20 temporary transient its electronic bits of data packages 50 that will pass on that keep; And then regularly send memory headroom detecting active information constantly to this memory headroom detecting module 120, make this memory headroom detecting module 120 regularly detect this internal storage location 40 present existing available storage areas constantly, whether be enough to hold this package forwarding interface 20 and will pass on the electronic bits of data package 50 desired processing temporarily providing room total amounts of first cis-position, till this memory headroom detecting module 120 sends the enough information of a memory headroom.When memory headroom detecting module 120 sends the enough information of a memory headroom, can similarly make queue processing module 130 then that this package forwarding interface 20 will be passed on the electronic bits of data package 50 of first cis-position and put, make this packet processing unit 30 handle the electronic bits of data package 50 that is placed in the formation block 131 to formation block 131.
When 140 pairs of package forwarding interfaces 20 of the forbidden module of package are assigned the forbidden instruction of package, if package output unit 10 continues to package forwarding interface 20 other electronic bits of data packages 50 of output, then the buffering temporarily providing room in package forwarding interface 20 has reached full load condition, can't hold unnecessary electronic bits of data package 50 again, can make package flow-control module 210 these situations of response, make package output unit 10 temporarily stop to this package forwarding interface 20 remaining electronic bits of data package 50 of output.
Generally speaking, the invention provides a kind of electronic datagram queue processing method and system of novelty, be applied in computer system, provide an electronic bits of data package queue processing control function this computer system; When the present invention available storage area in internal storage location is not enough to hold the electronic bits of data package that the package forwarding interface will pass on, promptly this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on; And then continue the existing idle space of this internal storage location of detecting and whether be enough to hold this package forwarding interface and will pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position, and when this internal storage location has unnecessary idle space, the electronic bits of data package of this first cis-position is placed to the formation block, makes packet processing unit handle the electronic bits of data package that is placed in the formation block.The present invention can prevent from the electronic bits of data package processing procedure in the computer system deadlock situation to take place, and guarantees the overall data process usefulness of computer system.
Claims (6)
1. electronic datagram queue processing method, be applied in a computer system, and this computer system has a package output unit at least, one package forwarding interface, one packet processing unit, one internal storage location and a memory headroom detecting module, the exportable a succession of electronic bits of data package of this package output unit wherein, be sent to this packet processing unit via this package forwarding interface, the electronic bits of data package that this package forwarding interface is transferred to this packet processing unit provides a queue processing control function, it is characterized in that this electronic datagram queue processing method comprises at least:
When this package forwarding interface receives the electronic bits of data package that this package output unit exports and sends an interrupting information, one packet data amount detection module responds this interrupting information, to pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position to detect this package forwarding interface, and send memory headroom detecting active information simultaneously;
This memory headroom detecting module responds this memory headroom detecting active information, whether be enough to hold this package forwarding interface and will pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position to detect the existing idle space of this internal storage location, if, this memory headroom detecting module then sends the enough information of a memory headroom, otherwise if not, this memory headroom detecting module then sends the not enough information of a memory headroom;
When this memory headroom detecting module sends the enough information of this memory headroom, the enough information of one this memory headroom of queue processing module responds, in this internal storage location, mark off a formation block, and this package forwarding interface will be passed on the electronic bits of data package of first cis-position be placed to this formation block, make this packet processing unit handle the mid-electronic bits of data package of putting of this formation block;
When this memory headroom detecting module sends this memory headroom deficiency information, the not enough information of this memory headroom of the forbidden module responds of one package, so that this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on, this memory headroom detecting module also then continues the existing idle space of this internal storage location of detecting and whether is enough to hold this package forwarding interface and will passes on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position, and when this internal storage location has unnecessary idle space, this queue processing module will be passed on the electronic bits of data package of first cis-position with this package forwarding interface and is placed to this formation block, handles the mid-electronic bits of data package of putting of this formation block to make this packet processing unit; And
This packet data amount detection module continue to detect the electronic bits of data package of the follow-up cis-position that this package forwarding interface will pass on, until this packet processing unit till all electronic bits of data packages dispose in regular turn in this package forwarding interface.
2. electronic datagram queue processing method as claimed in claim 1 is characterized in that, this package output unit is that a peripheral device, this package forwarding interface are that control chip is gone in an output, this packet processing unit then is a driver module.
3. electronic datagram queue processing method as claimed in claim 1 is characterized in that, this method and then also comprise:
Buffering temporarily providing room in this package forwarding interface has reached full load condition, can't hold under the situation of unnecessary electronic bits of data package again, respond this situation, make this package output unit temporarily stop to export remaining electronic bits of data package to this package forwarding interface.
4. electronic bits of data package queue processing control system, collocation to one computer system, and this computer system has a package output unit at least, one package forwarding interface, one packet processing unit and an internal storage location, the exportable a series of electronic bits of data package of this package output unit wherein, be sent to this packet processing unit via this package forwarding interface, electronic bits of data package to this package this packet processing unit that forwarding interface transfers to provides a queue processing control function, it is characterized in that this electronic bits of data package queue processing control system comprises at least:
One packet data amount detection module, can be when this package forwarding interface receives the electronic bits of data package that this package output unit exports and sends an interrupting information, respond this interrupting information, to pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position to detect this package forwarding interface, and send memory headroom detecting active information simultaneously;
One memory headroom detecting module, can respond the memory headroom detecting active information that this packet data amount detection module sends, whether be enough to hold this package forwarding interface and will pass on the desired processing temporarily providing room of the electronic bits of data package total amount of first cis-position to detect the existing idle space of this internal storage location, if, then send the enough information of a memory headroom, otherwise if not, then send the not enough information of a memory headroom;
One queue processing module, can respond the enough information of memory headroom that this memory headroom detecting module sends, in this internal storage location, mark off a formation block, and this package forwarding interface will be passed on the electronic bits of data package of first cis-position be placed to this formation block, handle the mid-electronic bits of data package of putting of this formation block to make this packet processing unit, and then and then make this packet data amount detection module continue to detect the electronic bits of data package of the follow-up cis-position that this package forwarding interface will pass on, and repeat to make this packet data amount detection module, this memory headroom detecting module, the forbidden module of this package, the processing block of this queue processing module is until this packet processing unit till all electronic bits of data packages dispose in regular turn in this package forwarding interface; And
The forbidden module of one package, can respond the not enough information of memory headroom that this memory headroom detecting module sends, this package forwarding interface is assigned the forbidden instruction of a package, make this package forwarding interface temporarily keep the electronic bits of data package that it will pass on, and then regularly send memory headroom detecting active information constantly to this memory headroom detecting module, till this memory headroom detecting module sends the enough information of a memory headroom.
5. electronic bits of data package queue processing control system as claimed in claim 4 is characterized in that, this package output unit is that a peripheral device, this package forwarding interface are that control chip is gone in an output, this packet processing unit then is a driver module.
6. electronic bits of data package queue processing control system as claimed in claim 4 is characterized in that, this system and then also comprise:
One package flow-control module, can reach full load condition at the buffering temporarily providing room in this package forwarding interface, can't hold again under the situation of unnecessary electronic bits of data package, respond this situation, make this package output unit temporarily stop to export remaining electronic bits of data package to this package forwarding interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100003848A CN100369019C (en) | 2005-01-10 | 2005-01-10 | Electronic datagram queue processing method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100003848A CN100369019C (en) | 2005-01-10 | 2005-01-10 | Electronic datagram queue processing method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1804818A CN1804818A (en) | 2006-07-19 |
| CN100369019C true CN100369019C (en) | 2008-02-13 |
Family
ID=36866844
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100003848A Expired - Fee Related CN100369019C (en) | 2005-01-10 | 2005-01-10 | Electronic datagram queue processing method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100369019C (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5440717A (en) * | 1985-07-31 | 1995-08-08 | Bosshart; Patrick W. | Computer pipeline including dual-ported, content-addressable writebuffer |
| JPH0836877A (en) * | 1994-07-20 | 1996-02-06 | Fujitsu Ltd | Queue device |
| CN1303053A (en) * | 2000-01-04 | 2001-07-11 | 国际商业机器公司 | Queue supervisor of buffer |
| US20040085977A1 (en) * | 2002-10-30 | 2004-05-06 | Intel Corporation | Method, system, and program for processing data packets in packet buffers |
| CN1553344A (en) * | 2003-06-04 | 2004-12-08 | 中兴通讯股份有限公司 | Method for dynamic distributing memory in multiple queue process realize |
-
2005
- 2005-01-10 CN CNB2005100003848A patent/CN100369019C/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5440717A (en) * | 1985-07-31 | 1995-08-08 | Bosshart; Patrick W. | Computer pipeline including dual-ported, content-addressable writebuffer |
| JPH0836877A (en) * | 1994-07-20 | 1996-02-06 | Fujitsu Ltd | Queue device |
| CN1303053A (en) * | 2000-01-04 | 2001-07-11 | 国际商业机器公司 | Queue supervisor of buffer |
| US20040085977A1 (en) * | 2002-10-30 | 2004-05-06 | Intel Corporation | Method, system, and program for processing data packets in packet buffers |
| CN1553344A (en) * | 2003-06-04 | 2004-12-08 | 中兴通讯股份有限公司 | Method for dynamic distributing memory in multiple queue process realize |
Non-Patent Citations (2)
| Title |
|---|
| 一种高效的分布式缓冲区管理策略. 王栋，陈修环.计算机工程与应用，第2001年第6期. 2001 * |
| 网络接口控制器(NIC)的缓冲区管理技术研究. 容晓峰，周利华，钟联炯.计算机工程与应用，第2001年第19期. 2001 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1804818A (en) | 2006-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8914551B2 (en) | Sensor polling unit for microprocessor integration | |
| EP2437161A1 (en) | Hardware accelerator module and method for setting up same | |
| JP2011512589A5 (en) | ||
| WO2008070172A3 (en) | Apparatus, system, and method for remote direct memory access to a solid-state storage device | |
| EP1975769A3 (en) | Method and apparatus for unified storage system | |
| US20130297852A1 (en) | Systems and methods for providing early hinting to nonvolatile memory charge pumps | |
| US20070220361A1 (en) | Method and apparatus for guaranteeing memory bandwidth for trace data | |
| WO2006006084A3 (en) | Establishing command order in an out of order dma command queue | |
| EP2026186A3 (en) | Storage controller and method for controlling the same | |
| WO2005074611A3 (en) | Interrupt management for multiple event queues | |
| WO2006019860A3 (en) | System and method for controlling buffer memory overflow and underflow conditions in storage controllers | |
| EP2225652B1 (en) | Read status controller | |
| US20150033234A1 (en) | Providing queue barriers when unsupported by an i/o protocol or target device | |
| CN101031898B (en) | Implementing bufferless dma controllers using split transactions | |
| CN101872308A (en) | Memory bar control system and control method thereof | |
| CN100369019C (en) | Electronic datagram queue processing method and system | |
| TW200736987A (en) | FIFO system and operating method thereof | |
| CN107066413A (en) | A kind of method and its bus system for being used to handle multiple bus apparatus data | |
| EP1628224A3 (en) | Method for controlling memories of a plurality of kinds and circuit for controlling memories of a plurality of kinds | |
| EP1814040A3 (en) | Storage system, and storage control method | |
| CN100419689C (en) | Processing method for interruption and apparatus thereof | |
| US7437489B2 (en) | Data packet queue handling method and system | |
| JP2007157159A (en) | System and method for interfacing to media card | |
| CN101257663A (en) | Method and device for implementing data velocity match and release velocity match | |
| US20040103229A1 (en) | Bus management techniques |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080213 Termination date: 20110110 |