CN100346268C - Dynamic power consumption management method in information safety SoC based on door control clock - Google Patents
Dynamic power consumption management method in information safety SoC based on door control clock Download PDFInfo
- Publication number
- CN100346268C CN100346268C CNB2005100289120A CN200510028912A CN100346268C CN 100346268 C CN100346268 C CN 100346268C CN B2005100289120 A CNB2005100289120 A CN B2005100289120A CN 200510028912 A CN200510028912 A CN 200510028912A CN 100346268 C CN100346268 C CN 100346268C
- Authority
- CN
- China
- Prior art keywords
- clock
- mcu
- module
- zone
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Microcomputers (AREA)
Abstract
The present invention belongs to the terminal field of integrated circuits, more specifically relates to a method for dynamic power consumption management of information safety SoC. The information safety SoC is a dense calculation type special integrated circuit, which is mainly composed of a microprogrammed control unit MCU, a cipher arithmetic unit, a true random number generator, a DMA controller, a memory, a USB interface controller, a bus controller and necessary peripheral devices, such as an interrupt controller, a UART controller, a clock management module, etc. The operation process of the present invention determines that not all components take part in operation at the same time. Forming modules of the present invention are divided into a plurality of clock zones according to the operating process of the information safety SoC, and then an embedded software of a DPM technology is used for managing clock supply of each clock zone, wherein the clock input of the module which dose not take part in the current operation is switched off completely, and the clock supply of the module can be switched on again when the module needs take part in the operation. The technique for dynamic power consumption management stated in the present invention can largely decrease the power consumption of a system of the information safety SoC.
Description
Technical field
The invention belongs to technical field of integrated circuits, be specifically related to a kind of dynamic power management (Dynamic Power Management, DPM) method that in the digital integrated circuit system, makes things convenient for realization and performance brilliance.
Technical background
Follow the quickening of global IT application paces, network, especially wired, wireless internet network closely link to each other with people's life, become the indispensable carrier of message exchange in the modern society.Informationalizedly deeply also promoted various Network Based, business developments that electronic information is mutual with network universal, the most representative have ecommerce, E-Government, financial payment, intelligent transportation, interaction entertainment or the like.Popularizing of Network brought convenience for people's life, but brought more potential safety hazard also for simultaneously people's life.Today, the information security issue that produces in the network information exchange become to further promote IT application, accelerating network is badly in need of one of key issue that solves in using.
Information security SoC chip develops and becomes the basis of the chip-scale hardware safety of network information security system just rapidly under this background.And because the difference of application, information security SoC chip is also constantly developed on both direction in the world at present: the one, and the information security SoC chip that the curstomer-oriented end is used, as the USB-key that is used for the identity signature and authenticates; Other direction is towards high-end applications, as the high-end information security SoC chip of broadband network application.Though the safety chip of both direction is very different on arithmetic speed and data throughout, be consistent aspect the reduction system power dissipation.The power consumption that the former wishes chip is low as far as possible prolonging the service time of portable battery, and the latter wish the power consumption of chip low as far as possible with guarantee chip for a long time operate as normal with save heat sink (as fan, heat radiator etc.).
According to the CMOS theory, reduce power consumption, the especially dynamic power consumption of cmos circuit, mainly contain following several method: the upset probability that reduces equivalent capacity, reduction supply voltage, reduction frequency of operation and node.Generally speaking, it is very low to reduce this method of equivalent capacity availability in based on the ASIC of standard cell lib design; Reduce supply voltage and reduce these two kinds of methods of frequency of operation and then can have a negative impact the performance of system.And this method of upset probability of reduction node, the load capacitance of node is high more, and this method is just meaningful more.Two nodes of load maximum are exactly clock signal and global reset signal among the ASIC synchronously.And the probability that global reset signal is overturn in system work process very low (general just can overturn when only powering in system or when logic fault occurring), so the upset of control clock signal node is based on the very effective strategy that reduces power consumption among the SoC of CMOS standard block.
DPM can use minimum activating part (activecomponent) to satisfy demands of applications according to system's duty dynamic-configuration systematic parameter of now, and then improves the energy utilization efficiency of system.The DPM technology has important status in the low power dissipation design field, it is the research emphasis of a lot of colleges and universities, as Stanford Univ USA special DPM research group is arranged; Also be the technology that generally adopts in the present last word, as just having used DPM among the Centrino CPU of Intel.
DPM comprises software section and two aspects of hardware components.Software section is mainly analyzed the duty of current system and then the behavior in system future is made prediction; Hardware components is mainly supported the open and close of the clock signal in each clock zone.
Summary of the invention
The objective of the invention is to propose a kind of simple and dynamic power management method that reliability is high, it changes very little to existing hardware module and software module, and influences system performance hardly.
Information security SoC (System-on-Chip, SoC) be the special IC of computation-intensive, mainly by microcontroller MCU (Micro Controller Unit, MCU), the crypto-operation unit, real random number generator, DMA (Direct MemoryAccess, DMA) controller, storer, USB (Universal Serial Bus, USB) interface controller, bus controller and interruptable controller, (Clock Management Module, CMM) etc. necessary peripheral hardware constitutes for UART (Universal Asynchronous Receiver/Transceiver) controller and Clock management module.Its course of work has determined not to be that each parts all participates in work simultaneously.The present invention is divided into a plurality of clocks zone according to the course of work of information security SoC with its composition module, manage the clock supply in each clock zone then with the embedded software of DPM technology: close its clock input fully for the module that does not participate in work at present, when needs participation work, reopen clock and supply with.
The present invention generally requires certain regional module can be independent of some other (being not all) module work when dividing the clock zone; And the software-controllable scope is included in the clock input that will be subdivided into all modules in clock zone in.
Be complementary with above-mentioned embedded management software, the related hardware part of DPM among the information security SoC that the present invention proposes, comprise an above-mentioned software-accessible by Clock management module (Clock Management Module, CMM) and the microcontroller of an above-mentioned software-accessible (Micro Controller Unit, MCU) wrapper constitutes.The former is in charge of the clock of the functional module of other except MCU among the SoC; The latter is in charge of the clock of MCU itself.
The structure of CMM as shown in Figure 1.It comprises:
The control register assembly 1.1 of a CMM, MCU can and revise it by the APB interface accessing, and its value is closed corresponding clock output for ' 0 ' expression, and corresponding clock output is opened in ' 1 ' expression;
The effective latch assembly 1.2 of low level, it has guaranteed to have only the output when clock signal control registers group part 1.1 during for low level just may have influence on final n# clock output, thereby avoided on clock signal, introducing burr effectively, improved the stability of system;
Import and door assembly 1.3 for one two, it is the functional part of closing/opening clock output;
The functional module element 1.4 that rising edge triggers, for example RSA/ECC coprocessor, dma controller, a real random number generator etc.
For CMM, MCU is by rewriting the control register among the CMM, the clock in each clock zone in the On/Off system neatly.When microcontroller is in idle condition according to certain module of work at present status discovery of system, and this is in sky and closes block of state and still need not participation work in ensuing a period of time, and microcontroller can cut out the clock of this module by the state of a control register of revising the Clock management module so; When microcontroller according to system call algorithm or terminal user's request and needs certain when being in the module participation work of clock closed condition (being " hang-up ") to call the clock closed condition in the following text, microcontroller is at first opened the clock that this is in clock closed condition module by the state of a control register of revising the Clock management module, and then continues this module is operated.
The structure of MCU wrapper as shown in Figure 2.It comprises:
The control register assembly 2.1 of a MCU wrapper inside, it can be rewritten by system bus by MCU, and its state value has been controlled the action of finite state thermomechanical components 2.3, and then realize the clock of On/Off MCU;
An ahb bus controller assemblies 2.2, its constantly sample output control signal of MCU, and convert this control signal to meet the ahb bus agreement bus signals, it returns to MCU with operating result simultaneously;
The finite state thermomechanical components 2.3 of a control MCU wrapper operate as normal, its state exchange has reflected the duty of MCU, therefore this finite state thermomechanical components (2.3) can judge when can close/open the clock of MCU and can not cause misoperation, its output signal is directly received the D end of the effective latch assembly 2.4 of low level, and then realizes the Clock management of MCU;
The effective latch assembly 2.4 of low level, its effect are to guarantee just might close clock when the low level of clock, thereby avoid the burr that may occur;
Import and door assembly 2.5 for one two, it is the functional part of closing/opening clock output.
For MCU wrapper, its on the one hand as the bridge circuit that is connected between MCU and the system bus AHB, promptly converts the interface signal sequential of MCU to the AHB interface sequence, again connecting system bus AHB; Also be an AHB equipment on the other hand, MCU can visit or revise the control register of MCU wrapper inside---be used for closing the clock of MCU itself.If embedded software finds that MCU need not to participate in computing or control in a period of time, then can force MCU itself to hang up by the control register of writing among the MCUwrapper; After MCU was suspended, MCU wrapper began to monitor interrupt request singal; When interrupting request signal, MCU wrapper opens the clock of MCU again, makes MCU handling interrupt affairs in time; After interrupting finishing dealing with, thus scheduler program again the current state of inquiry system judge whether to force once more MCU to hang up.
From foregoing description as can be seen, this DPM method that the present invention proposes need not to change any functional module (as RSA/ECC coprocessor, dma controller, USB controller, TRNG or the like), only needs extra CMM of interpolation and slightly modified MCU wrapper to realize.Therefore it is fit to the SoC design based on standard cell lib (standard celllibrary) very much.
The inventive method be among a kind of information security SoC based on the dynamic power management method of gated clock, it can greatly reduce the system power dissipation of information security SoC.
Description of drawings
Fig. 1 is the structure of Clock management module CM M.
Fig. 2 is a MCU wrapper structural drawing.
Fig. 3 is the clock area dividing diagram of information security SoC.
Number in the figure: 1.1 is the control register assembly of CMM, and 1.2 is the effective latch assembly of low level, and 1.3 is two input and door assemblies, and 1.4 is functional module element; 2.1 be the control storage assembly of MCU wrapper inside, 2.2 is the ahb bus controller assemblies, 2.3 is the finite state thermomechanical components, and 2.4 is the effective latch assembly of low level, and 2.5 is two input and door assemblies; 3.1 be microcontroller, 3.2 be the PSA/ECC coprocessor, 3.3 be dma controller, 3.4 is the program storage module, 3.5 is the data-carrier store module, 3.6 be the real random number generator module, 3.7 be the usb interface controller module, 3.8 is universal asynchronous transfer bus controller module, 3.9 is interruptable controller, 3.10 be the Clock management module, 3.11 are the bridge of AHB to APB.
Embodiment
Further describe the present invention below by an object lesson.
1, at first whole information security SoC system divides is become 9 clock zones (as shown in Figure 3) according to the course of work of system.Wherein the clock of 8 shadow regions is software-controllable, and open all the time with the clock of exterior domain in 8 clock zones.Whether the clock that will make a concrete analysis of each parts among the information security SoC below can be included into the scope of management.
Parts 3.1 are core control part and the arithmetic units among the information security SoC: microcontroller (or MCU), and the numerical operation task is finished in it and program storage (ROM) and data-carrier store (SRAM) collaborative work together; Perhaps control other parts and finish the relevant task of information security algorithm.But for some transmission data tasks in enormous quantities, such as the data in the data-carrier store being transported in the data buffer of RSA/ECC coprocessor, the treatment effeciency of MCU can descend rapidly.At this time need dma controller to quicken the transformation task of batch data.And in the process of dma controller work, the only actually of MCU own is waiting for that DMA has carried all data, and therefore during DMA carrying data, MCU can select to close its clock.Given this process, the present invention independently is divided into clock zone 1 (hereinafter to be referred as zone 1) with MCU.Should be noted that MCU wrapper is not put under zone 1, this mainly is to consider that it is a module of finishing the clock control of MCU, and its circuit scale also very little (the power consumption contribution to entire circuit is very little) allows its clock remain the reliability that opening can improve circuit.
Parts 3.2 are core security engines of information security SoC: the RSA/ECC coprocessor, it comprises coprocessor microinstruction storage and coprocessor data-carrier store, can finish signature/verification and encrypt/decrypt task.Because only it just need participate in work when carrying out safe calculation task, the RSA/ECC coprocessor can be comprised that therefore coprocessor microinstruction storage and coprocessor data-carrier store include clock zone 2 (hereinafter to be referred as zone 2) in.
Parts 3.3 are dma controllers, and it is used for quickening the carrying work of batch data.Different with the dma controller on the ordinary meaning is that the work of the dma controller among the present invention is finished by MCU control fully.When scheduler program need to find the carrying batch data, MCU at first told the size of dma controller data source and destination address and data block, and then the work of startup dma controller---dma controller can the application system bus before this.In view of the course of work and the condition of dma controller, the present invention includes dma controller in clock zone 3 (hereinafter to be referred as zone 3).
Parts 3.6 are that (True Random Number Generator, TRNG) module mainly produce the random number that performance is very high at random and use for " safe calculation task " real random number generator.Information security SoC needs the situation of random number to have two kinds: when generating RSA PKI and private key; During the ECC signature.The working method of information security SoC has determined system in a single day to obtain effective random number, and the task of TRNG just declares to be finished thereupon.Therefore the TRNG most of the time all is in " dormancy " state, and the present invention includes it in clock zone 6 (hereinafter to be referred as zone 6).
Parts 3.4 are program storage modules, are used for embedded software---scheduler program, functional module driver and the disposition trace routine of canned data safety SoC; Can also deposit some specific data in addition.Dma controller also can be visited it under some situation, thus it should directly do not included in the zone 1 or the zone 3, and it should be included in separately one independently clock zone 4 (hereinafter to be referred as the zone 4).Zone 4 also comprises the program storage bridge.
Parts 3.5 are data-carrier store modules, and it is actually the primary memory of whole information security SoC, and it can be visited for MCU, also can visit for dma controller.With the program storage module class seemingly, the present invention with its include in independent clock zone 5 (hereinafter to be referred as the zone 5).Zone 5 also comprises the data-carrier store bridge.
Parts 3.7 and parts 3.8 are respectively usb interface controller module and universal asynchronous receiving-transmitting (transmission) (UniversalAsynchronous Receive Transfer, UART) bus controller module, they are two interfaces of communicating by letter with the external world of information security SoC.When scheduler program do not need to find their work, the clock that just can close them.Similarly, the present invention includes them in two independently clock zones respectively: clock zone 7 (hereinafter to be referred as zone 7) and clock zone 8 (hereinafter to be referred as zone 8).
Parts 3.9 are interruptable controllers, because it is bearing the task (summary of the invention has partly been described the process of MCU sleeping/waking) of waking MCU up, add that its circuit scale is very little, so the present invention does not control its clock supply.
Parts 3.10 are Clock management modules of one of key modules of realization DPM, since small, do not control its clock and supply with.
Similarly, the present invention does not control AHB yet and supplies with to APB bridge module 11 clocks.
Secondly 2, the power managed process of scheduler program described
(1) initialization:
When powering on, at first two external interface USB of initialization and UART, initialization miscellaneous part then.Because the function of information security SoC mainly is that the data that the external world transmits are into carried out encrypt/decrypt or signature/verification work, thereby after each module initialization of system finishes, if MCU finds USB and UART and does not receive any data transfer request, then close the clock in other clock zone outside closed region 1 (main control unit MCU), zone 7 and zone 8 (external interface circuit U SB and the UART) earlier, force MCU to enter " dormancy " state by writing control word (being the control register in the MCU bus bridge) then, wait for and interrupt arriving; If MCU finds USB or UART and has received extraneous operational order that then MCU continues its despatching work.
(2) disposition detects:
When the external world require to produce PKI/key to the time, MCU is the clock of opened areas 6 (TRNG) at first, and then forces MCU itself " dormancy ", the interruption of wait TRNG " data buffer is full ".After MCU was waken up by this interruption, MCU began to detect the random number that TRNG generates, if detect satisfactory prime number, the clock that closes closed region 6 is again supplied with, and MCU continues its scheduler task (such as carrying out other calculating again or result of calculation preserved etc.).After whole detection was finished, MCU entered " dormancy " state again, waited for next time interrupting.
(3) signature or checking:
When the external world required to finish signature or validation task, MCU is the clock of opened areas 2 (RSA/ECC coprocessor) at first, then the data buffer of the data transmission that receives from external interface (as USB, UART) to the RSA/ECC coprocessor.If under the hard-core situation of transmission speed, MCU itself just can finish data transfer task; If demanding transmission speed, MCU needs the clock of opened areas 3 (DMA), notify the first address and the data block size of the data block that DMA need carry then, restart DMA and force MCU itself to enter " dormancy " state, wait for the look-at-me that DMA carrying data are finished.After the data carrying was finished, MCU restarted the work of RSA/ECC coprocessor, and then entered " dormancy ", waited for RSA/ECC coprocessor look-at-me.After coprocessor was finished computing, MCU continued its scheduler task.
Claims (4)
1, among the information security SoC based on the dynamic power management method of gated clock, it is characterized in that concrete steps are as follows:
At first according to the course of work of information security SoC, its composition module is divided into following 8 clock zones: zone 1 is microcontroller, zone 2 is the RSA/ECC coprocessor, zone 3 is a dma controller, zone 4 is the program storage module, the embedded software of this program storage module stores information security SoC comprises scheduler program, functional module driver and disposition trace routine; Zone 5 is the data-carrier store module, zone 6 is the real random number generator module, zone 7 is the usb interface controller module, zone 8 is universal asynchronous transfer bus control module, wherein, the module in certain clock zone is independent of some other module work, and the software-controllable scope is included in the clock input that will put all modules in clock zone under in;
The clock that adopts the embedded software of DPM technology to manage each clock zone is then supplied with: for the module that does not participate in work at present, close its clock input fully, when needs participation work, reopen clock and supply with;
Embedded software corresponding to described DPM technology, the related hardware of DPM partly comprises the microcontroller wrapper of the Clock management module and an above-mentioned software-accessible of an above-mentioned software-accessible, the former is in charge of the clock of the functional module of other except MCU among the SoC, and the latter is in charge of the clock of MCU itself; Here DPM refers to dynamic power management, and MCU refers to microcontroller.
2, method according to claim 1 is characterized in that the composition of described Clock management module comprises:
A control register assembly (1.1), microcontroller can and be revised it by the APB interface accessing;
An effective latch assembly of low level (1.2), it guarantees to have only when the clock signal is low level, the output of control register assembly (1.1) just may have influence on final n# clock output;
Import and door assembly (1.3) for one two, it is the functional part of closing/opening clock output;
The functional module element (1.4) that rising edge triggers;
When microcontroller is in idle condition according to certain module of work at present status discovery of system, and this is in sky and closes block of state and still need not participation work in ensuing a period of time, and microcontroller cuts out this by the state of a control register of revising the Clock management module and is in the clock that sky closes block of state so; When microcontroller according to system call algorithm or terminal user's request and needs certain when being in the module participation work of clock closed condition, microcontroller is at first opened the clock that this is in the module of clock closed condition by the state of a control register of revising the Clock management module, and then continues this module is operated.
3, method according to claim 1 is characterized in that the composition of described microcontroller wrapper comprises:
The control register assembly (2.1) of a MCU wrapper inside, it can be rewritten by system bus by MCU, and its state value has been controlled the action of finite state thermomechanical components (2.3), and then realize the clock of On/Off MCU;
An ahb bus controller assemblies (2.2), its constantly sample output control signal of MCU, and convert this control signal to meet the ahb bus agreement bus signals, it returns to MCU with operating result simultaneously;
The finite state thermomechanical components (2.3) of a control MCU wrapper operate as normal, its state exchange has reflected the duty of MCU, therefore this finite state thermomechanical components (2.3) can judge when can close/open the clock of MCU and can not cause misoperation, its output signal is directly received the D end of the effective latch assembly of low level (2.4), and then realizes the Clock management of MCU;
An effective latch assembly of low level (2.4), its effect are to guarantee just might close clock when the low level of clock, thereby avoid the burr that may occur;
Import and door assembly (2.5) for one two, it is the functional part of closing/opening clock output;
If embedded software finds that MCU need not to participate in computing or control in a period of time, then force MCU itself to hang up by the control register of writing among the MCUwrapper; After MCU was suspended, MCU wrapper began to monitor interrupt request singal; When interrupting request signal, MCU wrapper opens the clock of MCU again, makes the timely handling interrupt affairs of MCU; After interrupting finishing dealing with, thus scheduler program again the current state of inquiry system judge whether to force once more MCU to hang up.
4, method according to claim 1, it is characterized in that except the clock zone of 8 software-controllable of dividing by information security SoC, remaining interruptable controller module, Clock management module, AHB open all the time to the clock of APB bridge module, do not control its clock and supply with;
The process of the dynamic power management among the information security SoC is as follows:
(1) initialization:
When powering on, at first two external interface USB of initialization and UART, other modules of initialization then; After each module initialization of system is finished, if MCU finds USB and UART and does not receive any data transfer request, then close the clock in other clock zone outside closed region 1, zone 7 and the zone 8 earlier, force MCU to enter " dormancy " state by writing control word then, wait for and interrupt arriving; If MCU finds USB or UART and has received extraneous operational order that then MCU continues its despatching work; Here USB refers to the USB interface control module, and UART refers to universal asynchronous transfer bus module;
(2) disposition detects:
When the external world require to produce PKI/key to the time, MCU is the clock of opened areas 6 at first, and then forces MCU itself " dormancy ", the interruption of wait TRNG " data buffer is full "; After MCU was waken up by this interruption, MCU began to detect the random number that TRNG generates, if detect satisfactory prime number, the clock that closes closed region 6 is again supplied with, and MCU continues its scheduler task; After whole detection was finished, MCU entered " dormancy " state again, waited for next time interrupting; Here TRNG refers to real random number generator;
(3) signature or checking:
When the external world required to finish signature or validation task, MCU is the clock of opened areas 2 at first, then the data buffer of the data transmission that receives from external interface to the RSA/ECC coprocessor; If under the hard-core situation of transmission speed, MCU itself just can finish data transfer task; If demanding transmission speed, MCU needs the clock of opened areas 3, notify the first address and the data block size of the data block that DMA need carry then, restart DMA and force MCU itself to enter " dormancy " state, wait for the look-at-me that DMA carrying data are finished; After the data carrying was finished, MCU restarted the work of RSA/ECC coprocessor, and then entered " dormancy ", waited for RSA/ECC coprocessor look-at-me; After coprocessor was finished computing, MCU continued its scheduler task.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100289120A CN100346268C (en) | 2005-08-18 | 2005-08-18 | Dynamic power consumption management method in information safety SoC based on door control clock |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100289120A CN100346268C (en) | 2005-08-18 | 2005-08-18 | Dynamic power consumption management method in information safety SoC based on door control clock |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1752894A CN1752894A (en) | 2006-03-29 |
| CN100346268C true CN100346268C (en) | 2007-10-31 |
Family
ID=36679770
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100289120A Expired - Fee Related CN100346268C (en) | 2005-08-18 | 2005-08-18 | Dynamic power consumption management method in information safety SoC based on door control clock |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100346268C (en) |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2867620A1 (en) * | 2012-06-29 | 2015-05-06 | Koninklijke Philips N.V. | Power consumption monitoring apparatus |
| US8515499B1 (en) * | 2012-09-10 | 2013-08-20 | Google Inc. | Estimating remaining use time of mobile computing devices |
| CN103838295A (en) * | 2012-11-27 | 2014-06-04 | 中兴通讯股份有限公司 | Low-speed external module integration method and device |
| US9395414B2 (en) * | 2012-12-28 | 2016-07-19 | Nvidia Corporation | System for reducing peak power during scan shift at the local level for scan based tests |
| CN103091620B (en) * | 2012-12-29 | 2014-12-10 | 江苏东大集成电路系统工程技术有限公司 | Optimization method of capturing power consumption in scan test |
| CN103257940B (en) * | 2013-03-27 | 2016-08-03 | 青岛中星微电子有限公司 | A kind of SOC(system on a chip) SoC writes the method and device of data |
| CN104123117B (en) * | 2013-04-28 | 2018-09-25 | 中国科学院微电子研究所 | A kind of microcontroller for improving Auto Electronic Controlled System electromagnetic compatibility characteristic |
| CN103533573A (en) * | 2013-09-30 | 2014-01-22 | 江苏大学 | Wireless sensor network for monitoring greenhouse environment and energy-saving transmission method thereof |
| CN104021104B (en) * | 2014-06-12 | 2017-11-07 | 国家电网公司 | A kind of cooperative system and its communication means based on dual-bus structure |
| CN104111850B (en) * | 2014-07-17 | 2018-05-29 | 阿里云计算有限公司 | A kind of method and system for reducing micro-control unit MCU power consumptions |
| CN105468128A (en) * | 2014-07-30 | 2016-04-06 | 比亚迪股份有限公司 | Management method and management device for internal power consumption of SOC (System on Chip) |
| US10345882B2 (en) * | 2015-03-30 | 2019-07-09 | Mediatek Inc. | Dynamic power meter with improved accuracy and single cycle resolution |
| CN105183432B (en) * | 2015-08-26 | 2018-02-27 | 中国航天科工集团第三研究院第八三五七研究所 | A kind of SoC systems towards health control |
| CN105388963B (en) * | 2015-11-17 | 2018-07-27 | 西安紫光国芯半导体有限公司 | A kind of gated clock control method based on DFI interfaces |
| CN106920329A (en) * | 2015-12-28 | 2017-07-04 | 国家电网公司 | A kind of charging electric vehicle charging control unit and method of work |
| CN107515662B (en) * | 2016-06-15 | 2020-05-15 | 深圳市博巨兴微电子科技有限公司 | Low-power-consumption management method in MCU chip for keying application |
| CN106371549A (en) * | 2016-09-28 | 2017-02-01 | 深圳市博巨兴实业发展有限公司 | Ultra-low power consumption clock control method applied to MCU (Micro-programmed Control Unit) system |
| CN107886166B (en) * | 2016-09-29 | 2020-02-21 | 中科寒武纪科技股份有限公司 | Device and method for executing artificial neural network operation |
| CN106774788B (en) * | 2016-11-23 | 2020-01-17 | 深圳市博巨兴微电子科技有限公司 | SOC based on MCU and kernel cooperation control unit thereof |
| CN109936441B (en) * | 2019-01-28 | 2022-07-05 | 湖北大学 | Pipelined SHA256 hardware implementation method based on data storage |
| CN112131175B (en) * | 2020-08-28 | 2022-06-17 | 山东云海国创云计算装备产业创新中心有限公司 | SoC chip, power consumption control method and readable storage medium |
| CN112468148A (en) * | 2020-11-09 | 2021-03-09 | 浙江大学 | Multi-sampling-rate low-power-consumption micromechanical gyroscope digital signal processing method |
| CN112486245B (en) * | 2020-12-17 | 2023-03-10 | 清华大学 | Reconfigurable array clock gating control method, device, equipment and medium |
| CN115659419B (en) * | 2022-12-27 | 2023-04-14 | 北京象帝先计算技术有限公司 | Digital signature method, device, chip and electronic equipment |
| CN117608388A (en) * | 2024-01-15 | 2024-02-27 | 珠海全志科技股份有限公司 | Power consumption control method and device applied to SoC system and SoC system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6158012A (en) * | 1989-10-30 | 2000-12-05 | Texas Instruments Incorporated | Real-time power conservation and thermal management for computers |
| WO2004102363A2 (en) * | 2003-05-07 | 2004-11-25 | Apple Computer, Inc. | Method and apparatus for dynamic power management in a processor system |
| CN1570809A (en) * | 2003-07-24 | 2005-01-26 | 南京Lg同创彩色显示系统有限责任公司 | Power supply manager mode control device for display |
-
2005
- 2005-08-18 CN CNB2005100289120A patent/CN100346268C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6158012A (en) * | 1989-10-30 | 2000-12-05 | Texas Instruments Incorporated | Real-time power conservation and thermal management for computers |
| WO2004102363A2 (en) * | 2003-05-07 | 2004-11-25 | Apple Computer, Inc. | Method and apparatus for dynamic power management in a processor system |
| CN1570809A (en) * | 2003-07-24 | 2005-01-26 | 南京Lg同创彩色显示系统有限责任公司 | Power supply manager mode control device for display |
Non-Patent Citations (1)
| Title |
|---|
| "行为逻辑层上的SOC低功耗设计" 张宇弘，浙江大学博士学位论文 2004 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1752894A (en) | 2006-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100346268C (en) | Dynamic power consumption management method in information safety SoC based on door control clock | |
| US10664039B2 (en) | Power efficient processor architecture | |
| CN102163072B (en) | Software-based thread remapping for power savings | |
| US8423799B2 (en) | Managing accelerators of a computing environment | |
| US7788332B2 (en) | Sensor-network processors using event-driven architecture | |
| US8776066B2 (en) | Managing task execution on accelerators | |
| Qiu et al. | Loop parallelism maximization for multimedia data processing in mobile vehicular clouds | |
| Lo et al. | Green computing methodology for next generation computing scientists | |
| Xie et al. | A survey of low-energy parallel scheduling algorithms | |
| Liu et al. | Energy efficient scheduling of real-time tasks on multi-core processors with voltage islands | |
| Zhang | Energy-aware nonpreemptive scheduling of mixed-criticality real-time task systems | |
| CN115456155A (en) | Multi-core storage and calculation processor architecture | |
| CN106063304A (en) | Systems and methods for messaging-based fine granularity system-on-a-chip power gating | |
| Culbert | Low power hardware for a high performance PDA | |
| US20050071688A1 (en) | Hardware CPU utilization meter for a microprocessor | |
| CN1794140A (en) | Power-saving method of central processor | |
| Prabakaran et al. | Improved Time Triggered Hybrid Scheduling Algorithm for an Embedded Systems | |
| Chen et al. | Stochastic analysis of power, latency and the degree of concurrency | |
| Akhunov et al. | LUTIC: A CRAM-based Architecture for Power Failure Resilient In-Memory Computing | |
| Eustache et al. | RTOS extensions for dynamic hardware/software monitoring and configuration management. | |
| Seethalakshmi et al. | Power Extension of RISC architecture using Clock Gating Technique | |
| Eustache et al. | RTOS-based hardware software communications and configuration management in the context of a smart camera | |
| Sannomiya et al. | Energy efficient data-driven networking processor with autonomous load distribution capability | |
| Meihua et al. | A novel mutli-cores MCU architecture based on data flow computing | |
| ZHONG et al. | IMPROVED METHOD AND IMPLEMENTATION OF REAL-TIME CAPABILITY OF COMMUNICATION FOR CONFIGURATION SOFTWARE |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20071031 |