CN100340094C - Telephone conference boards - Google Patents
Telephone conference boards Download PDFInfo
- Publication number
- CN100340094C CN100340094C CNB2004100961895A CN200410096189A CN100340094C CN 100340094 C CN100340094 C CN 100340094C CN B2004100961895 A CNB2004100961895 A CN B2004100961895A CN 200410096189 A CN200410096189 A CN 200410096189A CN 100340094 C CN100340094 C CN 100340094C
- Authority
- CN
- China
- Prior art keywords
- chip
- bus interface
- meeting bridge
- connects
- interface chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003993 interaction Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
Images
Abstract
The present invention relates to a telephone conference board which comprises a PCI bus interface chip 7, a programmable logic device 6 and an H. 110 bus interface chip 1. The telephone conference board is mainly characterized in that the telephone conference board is provided with conference bridge chips, and the number of the conference bridge chips is equal to or more than two. The optimum number of the conference bridge chips for embodiment is four. The four conference bridge chips comprise conference bridge chips (2), (3), (4), (5). The exchange function is realized through an H. 110 bus interface control module and a PCM code stream interconnecting module, and thus, the 256*256 time slot exchange functions in the telephone conference board can be supported. Meanwhile, the 4096 time slot exchange functions of 512 time slots and a back board in the telephone conference board can be supported. The biggest square number of the single conference of the single telephone conference board is 250. The biggest square number of the single conference in the system is in conformity with the formula of N*250-2*(N-1), N is the number of the telephone conference board inserted into the system, and the full interaction can be realized.
Description
Technical field
The present invention relates to the electronic unit of a kind of communication technology aspect, refer in particular to a kind of telephone conference boards based on the meeting bridge chip.In International Patent Classification (IPC), the present invention should be divided into the big class of H04.
Background technology
At present, conference board adopts DSP (digital signal processing Digital Signal Processing) chip+conference software algorithm to realize usually, some also adopts PC software to realize, its shortcoming is: all be subjected to the restriction of running software performance, increase effect of meeting variation along with single game meeting number formulary, therefore the maximum number formulary of single game meeting is restricted, and can not realize complete mutual.
Summary of the invention
The objective of the invention is to:, provide the maximum number formulary of a kind of single game meeting not to be subjected to the restriction of performance in principle and can to realize complete mutual telephone conference boards at the deficiency of prior art.
The objective of the invention is to be achieved through the following technical solutions:
Described telephone conference boards comprises pci bus interface chip 7, programmable logic device 6, H.110 bus interface chip 1, and main feature is: described telephone conference boards is provided with the meeting bridge chip.
Described pci bus interface chip 7 connects to described programmable logic device 6 by chip selection signal line 1-1, waiting signal line 1-2, reading writing signal line 1-3, reseting signal line 1-4 and 11 bit address holding wire 1-5,3 bit address holding wire 1-6.
Described pci bus interface chip 7 connects to described H.110 bus interface chip 1 by 11 bit address holding wire 1-5 and 10 bit address holding wire 1-9.
Described pci bus interface chip 7 passes through 11 bit address holding wire 1-5, data and control and selects holding wire 1-8 to connect to described meeting bridge chip.
Described pci bus interface chip 7 connects to described H.110 bus interface chip 1 by 8 bit data holding wire 1-7.
Described pci bus interface chip 7 passes through 8 bit data holding wire 1-7, chip selection signal line 1-15 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by reseting signal line 1-10.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by reading signal lines 1-11.
Described programmable logic device 6 passes through reading signal lines 1-11 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by write signal line 1-12.
Described programmable logic device 6 passes through write signal line 1-12 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by 5 road chip selection signal line 1-13.
Described programmable logic device 6 passes through 5 road chip selection signal line 1-13 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by 3 bit address holding wire 1-6 and 10 bit address holding wire 1-9.
Described meeting bridge chip passes through 8K frame synchronizing signal line 1-16 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through 8M clock cable 1-17 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through pcm stream output signal line 1-18 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through pcm stream input signal cable 1-19 and connects described H.110 bus interface chip 1.
In specific embodiment:
Described meeting bridge chip number 〉=2.
Described meeting bridge chip number can be 4, and it comprises: the 4th meeting bridge chip 2, the 3rd meeting bridge chip 3, the second meeting bridge chip 4 and the first meeting bridge chip 5.
Described pcm stream output signal line 1-18 is four meeting bridge chip pcm stream output signal lines, and described pcm stream input signal cable 1-19 is four meeting bridge chip pcm stream input signal cables.
The model L53812-2 of described H.110 bus interface chip 1, the model of described the 4th meeting bridge chip 2 is M34116, the model of described the 3rd meeting bridge chip 3 is M34116, the model of the described second meeting bridge chip 4 is M34116, the model of the described first meeting bridge chip 5 is M34116, the model of described programmable logic device 6 is GAL16V8D, and the model of described pci bus interface chip 7 is PCI9030.
Because the present invention has adopted above-mentioned technical scheme, because can adopt the meeting bridge chip of polylith specialty to interconnect, the maximum number formulary of single game meeting is not subjected to the restriction of performance in principle, and can realize complete mutual.The maximum number formulary of the single game meeting of veneer only is subject to the chip-count of meeting bridge on the integrated circuit board, and the single game meeting number formulary that the many more veneers of the meeting bridge chip number that veneer is installed are supported is just many more.And support H.110 bus (a kind of backboard switching bus) on the conference board, can realize interconnection by H.110 bus between the conference board, the maximum number formulary of the single game meeting of whole system only is subject to meeting bridge chip number on the integrated circuit board number installed in the system and the integrated circuit board.
Description of drawings
Accompanying drawing 1 is the circuit connection diagram of a most preferred embodiment of the present invention.
Accompanying drawing 2 is the fundamental diagrams under the user mode of the present invention.
From accompanying drawing 1, can be clear that and the present invention includes: 1H.110 Bus Interface Chip, 2 meeting bridge chips, 3 meeting bridge chips, 4 meeting bridge chips, 5 meeting bridge chips, 6 programmable logic devices, 7 pci bus interface chips.
Accompanying drawing 2 is the fundamental diagrams under the user mode of the present invention, will narrate in the back.
Embodiment
The present invention is further described below in conjunction with drawings and Examples: accompanying drawing 1 is a most preferred embodiment of the present invention.As previously mentioned, the present invention comprises 1H.110 Bus Interface Chip, 2 the 4th meeting bridge chips, 3 the 3rd meeting bridge chips, 4 second meeting bridge chips, 5 first meeting bridge chips, 6 programmable logic devices and 7PCI Bus Interface Chip altogether.
In this embodiment, the concrete annexation of its each parts is as follows:
Described pci bus interface chip 7 connects to described programmable logic device 6 by chip selection signal line 1-1, waiting signal line 1-2, reading writing signal line 1-3, reseting signal line 1-4 and 11 bit address holding wire 1-5,3 bit address holding wire 1-6.
Described pci bus interface chip 7 connects to described H.110 bus interface chip 1 by 11 bit address holding wire 1-5 and 10 bit address holding wire 1-9.
Described pci bus interface chip 7 passes through 11 bit address holding wire 1-5, data and control and selects on the holding wire 8 to connect to described meeting bridge chip.
Described pci bus interface chip 7 connects to described H.110 bus interface chip 1 by 8 bit data holding wire 1-7.
Described pci bus interface chip 7 passes through 8 bit data holding wire 1-7, chip selection signal line 1-15 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by reseting signal line 1-10.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by reading signal lines 1-11.
Described programmable logic device 6 passes through reading signal lines 1-11 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by write signal line 1-12.
Described programmable logic device 6 passes through write signal line 1-12 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by 5 road chip selection signal line 1-13.
Described programmable logic device 6 passes through 5 road chip selection signal line 1-13 and connects to described meeting bridge chip.
Described programmable logic device 6 connects to described H.110 bus interface chip 1 by 3 bit address holding wire 1-6 and 10 bit address holding wire 1-9.
Described meeting bridge chip passes through 8K frame synchronizing signal line 1-16 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through 8M clock cable 1-17 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through pcm stream output signal line 1-18 and connects described H.110 bus interface chip 1.
Described meeting bridge chip passes through pcm stream input signal cable 1-19 and connects described H.110 bus interface chip 1.
The model of described H.110 bus interface chip 1 is L53812-2, the model of described the 4th meeting bridge chip 2 is M34116, the model of described the 3rd meeting bridge chip 3 is M34116, the model of the described second meeting bridge chip 4 is M34116, the model of the described first meeting bridge chip 5 is M34116, the model of described programmable logic device 6 is GAL16V8D, and the model of described pci bus interface chip 7 is PCI9030.It may be noted that at this: the model of above-mentioned relevant each device only is the typical case's representative in the middle of the embodiment of the invention.Certainly, as long as in technical scheme of the present invention, the device of other model that also can select similarly, function is suitable.
The present invention can be divided into three modules generally: 1) PCM (pulse code modulation pulse code modulation) code stream interconnecting modules: this module comprises H.110 bus interface chip 1, the 4th meeting bridge chip 2, the 3rd meeting bridge chip 3, the second meeting bridge chip 4, the first meeting bridge chip 5.Operation principle is: pcm stream transfers to H.110 bus interface chip 1 from the backboard H.110 bus, and H.110 bus interface chip 1 and four meeting bridge chip interconnection lines meet the ST-BUS bus specification.2) meeting bridge control module: this module comprises the 4th meeting bridge chip 2, the 3rd meeting bridge chip 3, the second meeting bridge chip 4, the first meeting bridge chip 5, programmable logic device 6 and pci bus interface chip 7.Operation principle is: at first initialization is provided with pci bus interface chip 7, makes its operate as normal; Then, pci bus interface chip 7 output control signals, and process programmable logic device 6 converts part address signal and read-write to chip selection signal, the read-write of meeting bridge chip; Meeting bridge chip 2-4 realizes the conferencing function to required pcm stream signal.3) H.110 bus interface control module: this module comprises H.110 bus interface chip 1, programmable logic device 6, pci bus interface chip 7.Its operation principle is: at first initialization is provided with pci bus interface chip 7, makes its operate as normal; Then, pci bus interface chip 7 output control signals, and process programmable logic device 6 converts part address signal and read-write to chip selection signal, the read-write of H.110 bus interface chip 2; H.110 bus interface chip 1 is realized pcm stream handshaking function.H.110 bus interface chip 1 is supported the local exchange of 256 * 256 time slots and 512 * 4096 time slot backboard functions of exchange.
Accompanying drawing 2 is the fundamental diagrams under the user mode of the present invention.Its operation principle is as follows:
Local switch digital trunk E1 line inserts the E1 interface chip of relay plate, relay plate converts the PCM signal to, send into the PCMin of the meeting bridge chip of conference board through the exchange of backboard H.110 bus, the conference board chip is formed the meeting-place to the PCMin of input, export the PCMout of meeting bridge chip behind the audio mixing of meeting-place to, exchange to the E1 interface chip of relay plate through the backboard H.110 bus, the E1 interface chip is exported to local switch through the E1 digital trunk.
The present invention has following technical characterstic:
1. support function of exchange, this function is mutual by H.110 bus interface control module and pcm stream The gang mould piece is realized. 256 * 256 time gas exchange functions in the support plate, simultaneously 512 time slots in the support plate With 4096 time gas exchange functions of backboard.
2. the maximum number formulary of the single game meeting of veneer is 250 sides, the maximum number formulary of single game meeting in the system For: N * 250-2 * (N-1), N is the conference board number that inserts in the system, and can realize complete mutual.
Claims (5)
1. telephone conference boards, described telephone conference boards comprises pci bus interface chip (7), programmable logic device (6), H.110 bus interface chip (1), it is characterized in that: described telephone conference boards is provided with the meeting bridge chip;
Described pci bus interface chip (7) connects to described programmable logic device (6) by chip selection signal line (1-1), waiting signal line (1-2), reading writing signal line (1-3), reseting signal line (1-4) and 11 bit address holding wires (1-5), 3 bit address holding wires (1-6);
Described pci bus interface chip (7) connects to described H.110 bus interface chip (1) by 11 bit address holding wires (1-5) and 10 bit address holding wires (1-9);
Described pci bus interface chip (7) selects holding wire (1-8) to connect to described meeting bridge chip by 11 bit address holding wires (1-5), data and control;
Described pci bus interface chip (7) connects to described H.110 bus interface chip (1) by 8 bit data holding wires (1-7);
Described pci bus interface chip (7) connects to described meeting bridge chip by 8 bit data holding wires (1-7), chip selection signal line (1-15);
Described programmable logic device (6) connects to described H.110 bus interface chip (1) by reseting signal line (1-10);
Described programmable logic device (6) connects to described H.110 bus interface chip (1) by reading signal lines (1-11);
Described programmable logic device (6) connects to described meeting bridge chip by reading signal lines (1-11);
Described programmable logic device (6) connects to described H.110 bus interface chip (1) by write signal line (1-12);
Described programmable logic device (6) connects to described meeting bridge chip by write signal line (1-12);
Described programmable logic device (6) connects to described H.110 bus interface chip (1) by 5 road chip selection signal lines (1-13);
Described programmable logic device (6) connects to described meeting bridge chip by 5 road chip selection signal lines (1-13);
Described programmable logic device (6) connects to described H.110 bus interface chip (1) by 3 bit address holding wires (1-6) and 10 bit address holding wires (1-9);
Described meeting bridge chip passes through 8K frame synchronizing signal line (1-16) and connects described H.110 bus interface chip (1);
Described meeting bridge chip passes through 8M clock cable (1-17) and connects described H.110 bus interface chip (1);
Described meeting bridge chip passes through pcm stream output signal line (1-18) and connects described H.110 bus interface chip (1);
Described meeting bridge chip passes through pcm stream input signal cable (1-19) and connects described H.110 bus interface chip (1).
2. telephone conference boards according to claim 1 is characterized in that: described meeting bridge chip number 〉=2.
3. according to claim 1,2 described telephone conference boards, it is characterized in that: described meeting bridge chip number is 4, and it comprises: the 4th meeting bridge chip (2), the 3rd meeting bridge chip (3), the second meeting bridge chip (4) and the first meeting bridge chip (5).
4. telephone conference boards according to claim 1, it is characterized in that: described pcm stream output signal line (1-18) is four meeting bridge chip pcm stream output signal lines, and described pcm stream input signal cable (1-19) is four meeting bridge chip pcm stream input signal cables.
5. telephone conference boards according to claim 1, it is characterized in that: the model of described H.110 bus interface chip (1) is L53812-2, the model of described the 4th meeting bridge chip (2) is M34116, the model of described the 3rd meeting bridge chip (3) is M34116, the model of the described second meeting bridge chip (4) is M3 4116, the model of the described first meeting bridge chip (5) is M34116, the model of described programmable logic device (6) is GAL16V8D, and the model of described pci bus interface chip (7) is PCI9030.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100961895A CN100340094C (en) | 2004-12-01 | 2004-12-01 | Telephone conference boards |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100961895A CN100340094C (en) | 2004-12-01 | 2004-12-01 | Telephone conference boards |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1614983A CN1614983A (en) | 2005-05-11 |
| CN100340094C true CN100340094C (en) | 2007-09-26 |
Family
ID=34766495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100961895A Expired - Fee Related CN100340094C (en) | 2004-12-01 | 2004-12-01 | Telephone conference boards |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100340094C (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101431576B (en) * | 2007-11-09 | 2012-07-11 | 浙江元亨通信技术股份有限公司 | Synthetic voice resource processing board card |
| CN101895720B (en) * | 2010-08-19 | 2011-08-24 | 和记奥普泰通信技术有限公司 | Teleconference chip and teleconference control method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5260938A (en) * | 1990-05-26 | 1993-11-09 | U.S. Philips Corporation | Switching system comprising a conference arrangement |
| CN1262574A (en) * | 1999-01-27 | 2000-08-09 | 北京华商龙科技有限公司 | Capacity extending method for single telephone conference system with call-in and call-out functions |
| CN2746677Y (en) * | 2004-12-01 | 2005-12-14 | 何顺兰 | Telephone conference board |
-
2004
- 2004-12-01 CN CNB2004100961895A patent/CN100340094C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5260938A (en) * | 1990-05-26 | 1993-11-09 | U.S. Philips Corporation | Switching system comprising a conference arrangement |
| CN1262574A (en) * | 1999-01-27 | 2000-08-09 | 北京华商龙科技有限公司 | Capacity extending method for single telephone conference system with call-in and call-out functions |
| CN2746677Y (en) * | 2004-12-01 | 2005-12-14 | 何顺兰 | Telephone conference board |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1614983A (en) | 2005-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN2816907Y (en) | Video/audio frequency input output interfacing card | |
| CN100340094C (en) | Telephone conference boards | |
| CN1702658A (en) | IP base LSI designing system and designing method | |
| CN101035170A (en) | USB-interface based voice communication method and device | |
| CN1956054A (en) | MP3 player of implementing music shared based on blue tooth technology and its method | |
| CN2746677Y (en) | Telephone conference board | |
| CN1856123A (en) | System and method for exchanging modules in switch | |
| CN1787446A (en) | Electronic conference system and method for multi main machine coordination working | |
| CN200947476Y (en) | Motherboard and subcard interlinking system, middle installed backboard and extended connector | |
| CN1893388A (en) | Asynchronous FIFO realizing system and realizing method | |
| CN100344074C (en) | Plate card type echo eliminator | |
| CN1869868A (en) | Mainframe board capable of setting different kind of central processor | |
| CN2726237Y (en) | Plate card type echo eliminator | |
| CN1731370A (en) | Optical module addressing device and method thereof | |
| CN1741657A (en) | Mobile communication terminal with internal memory card earphone and application method thereof | |
| CN100346326C (en) | Plate card voice recorder | |
| CN100339783C (en) | Minisize peripheral assembly connecting module | |
| CN2739698Y (en) | Portable network type keyboard/screen/mouse adapting device | |
| CN2833717Y (en) | Card-type speech recorder/player | |
| CN1362676A (en) | USB control circuit capable of switching path automatically | |
| CN2599661Y (en) | Storage card fetch device using SATA interface | |
| CN1866970A (en) | Low-speed chain circuit data transmission apparatus and method in telecommunication apparatus | |
| CN1203417C (en) | Circuit structure with separated tandem ATA body layer and its signal encoding method | |
| CN1968426A (en) | Apparatus for controlling and managing voice codec chip on user board | |
| CN1599369A (en) | Physical address conversion device and conversion method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Luo Weijian Document name: Notification to Pay the Fees |
|
| ASS | Succession or assignment of patent right |
Owner name: HANGZHOU PHS COMMUNICATIONS EQUIPMENT MANUFACTURIN Free format text: FORMER OWNER: HE SHUNLAN Effective date: 20091113 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20091113 Address after: 2 floor, No. 385, Wen two road, Xihu District, Zhejiang, Hangzhou Patentee after: Hangzhou PHS communication equipment manufacturing Co., Ltd. Address before: Two floor, No. 385, Wen two road, Hangzhou, Zhejiang Patentee before: He Shunlan |
|
| DD01 | Delivery of document by public notice |
Addressee: He Shunlan Document name: Notification that Application Deemed not to be Proposed |
|
| DD01 | Delivery of document by public notice |
Addressee: He Shunlan Document name: Deemed not to advise |
|
| ASS | Succession or assignment of patent right |
Owner name: HE SHUNLAN Free format text: FORMER OWNER: HANGZHOU XIAOLINGTONG TELECOM EQUIPMENT LTD. Effective date: 20100827 |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 310012 2/F, NO.385, WENER ROAD, XIHU DISTRICT, HANGZHOU CITY, ZHEJIANG PROVINCE TO: 310052 22/F, HENGXIN BUILDING, NO.588, JIANGNAN AVENUE, BINJIANG DISTRICT, HANGZHOU CITY, ZHEJIANG PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100827 Address after: Hengxin Building No. 588 Hangzhou 310052 Zhejiang Province, Binjiang District Jiangnan Avenue 22 floor Patentee after: He Shunlan Address before: 2, building 385, No. 310012, Wen two road, Hangzhou, Zhejiang, Xihu District Patentee before: Hangzhou PHS communication equipment manufacturing Co., Ltd. |
|
| DD01 | Delivery of document by public notice |
Addressee: He Shunlan Document name: Notification of Passing Examination on Formalities |
|
| ASS | Succession or assignment of patent right |
Owner name: ZHEJIANG UHOPE COMMUNICATION TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: HE SHUNLAN Effective date: 20110509 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20110509 Address after: Hengxin Building No. 588 Hangzhou 310052 Zhejiang Province, Binjiang District Jiangnan Avenue 22 floor Patentee after: Zhejiang UHOPE Communication, Ltd. Address before: Hengxin Building No. 588 Hangzhou 310052 Zhejiang Province, Binjiang District Jiangnan Avenue 22 floor Patentee before: He Shunlan |
|
| C56 | Change in the name or address of the patentee |
Owner name: ZHEJIANG UHOPE COMMUNICATION TECHNOLOGY CO., LTD. Free format text: FORMER NAME: ZHEJIANG UHOPE COMMUNICATION LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Hengxin Building No. 588 Hangzhou 310052 Zhejiang Province, Binjiang District Jiangnan Avenue 22 floor Patentee after: Zhejiang Uhope Communications Technology Co., Ltd. Address before: Hengxin Building No. 588 Hangzhou 310052 Zhejiang Province, Binjiang District Jiangnan Avenue 22 floor Patentee before: Zhejiang UHOPE Communication, Ltd. |
|
| DD01 | Delivery of document by public notice | ||
| DD01 | Delivery of document by public notice |
Addressee: Zhejiang Uhope Communications Technology Co., Ltd. Document name: Notification of Termination of Patent Right |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070926 Termination date: 20181201 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |